I	Case3:12-cv-03877-VC Document72 Filed06/23/15 Page1 of 10				
1	(Counsel listed on signature page)				
2					
3	UNITED STATES DISTRICT COURT NORTHERN DISTRICT OF CALIFORNIA				
4	SAN JOSE	DIVISION			
5	TECHNOLOGY PROPERTIES LIMITED	Case No. 3:12-cv-03863-VC (PSG)			
6	LLC, et al.,	PATENT LOCAL RULE 4-3 JOINT			
7	Plaintiffs, v.	CLAIM CONSTRUCTION AND PREHEARING STATEMENT			
8	BARNES & NOBLE, INC.,				
9	Defendants.				
10					
11	TECHNOLOGY PROPERTIES LIMITED	Case No. 3:12-cv-03865-VC (PSG)			
12	LLC, et al., Plaintiffs,				
13					
14	V.				
15	HUAWEI TECHNOLOGIES CO., LTD., HUAWEI DEVICE CO., LTD., HUAWEI				
16	DEVICE USA INC., FUTUREWEI TECHNOLOGIES, INC., HUAWEI				
17	TECHNOLOGIES USA INC.,				
18	Defendants.				
19		Cose No. 2:12 ov 02970 VC (DSC)			
20	TECHNOLOGY PROPERTIES LIMITED LLC, et al.,	Case No. 3:12-cv-03870-VC (PSG)			
21	Plaintiffs,				
22					
23	V.				
24	GARMIN LTD., GARMIN INTERNATIONAL, INC., and GARMIN				
25	USA, INC.,				
26	Defendants.				
27					
28					

	Case3:12-cv-03877-VC Document72	Filed06/23/15 Page2 of 10
1		
2		
3	TECHNOLOGY PROPERTIES LIMITED	Case No. 3:12-cv-03876-VC (PSG)
4	LLC, et al.,	
5	Plaintiffs,	
6	V.	
7	ZTE CORPORATION and ZTE (USA) INC.,	
8	Defendants.	
9		Case No. 3:12-cv-03877-VC (PSG)
10	TECHNOLOGY PROPERTIES LIMITED LLC, et al.,	Cusc 110. 5.12 ev 05077 ve (150)
11	Plaintiffs,	
12	V.	
13	SAMSUNG ELECTRONICS CO., LTD. and SAMSUNG ELECTRONICS	
14	AMERICA, INC.,	
15	Defendants.	
16	TECHNOLOGY PROPERTIES LIMITED	Case No. 3:12-cv-03880-VC (PSG)
17	LLC, et al., Plaintiffs,	
18	·	
19	V.	
20	LG ELECTRONICS, INC. and LG ELECTRONICS U.S.A., INC.,	
21	Defendants.	
22		
23	TECHNOLOGY PROPERTIES LIMITED LLC, et al.,	Case No. 3:12-cv-03881-VC (PSG)
24		
25	Plaintiffs,	
26	V.	
27	NINTENDO CO., LTD. and NINTENDO OF AMERICA, INC.,	
28	Defendants.	
	PATENT LOCAL RULE 4-3 JOINT CLAIM CONSTRUCTION AND PREHEARING STATEMENT Page 2	CASE Nos. 12-cv-03863-VC, -03865-VC, -3870-VC, -03876-VC, -03877-VC, -03880-VC, -03881-VC (PSG)

Pursuant to the Court's Order Granting Defendants' Unopposed Motion to Modify Case Schedule, and to maximize the efficiency to the Court, the parties from all eight above-captioned related actions, Plaintiffs Phoenix Digital Solutions LLC, Patriot Scientific Corporation, and Technology Properties Limited LLC (collectively, "Plaintiffs"), and Defendants Barnes & Noble, Inc., Huawei Technologies Co., Ltd., Huawei Device Co., Ltd., Huawei Device USA Inc., Futurewei Technologies, Inc., Huawei Technologies USA Inc., Garmin International, Inc., Garmin USA, Inc., ZTE Corporation, ZTE (USA) Inc., Samsung Electronics Co., Ltd., Samsung Electronics America, Inc., LG Electronics, Inc., LG Electronics U.S.A., Inc., Nintendo Co., Ltd., and Nintendo of America, Inc. (collectively, "Defendants") hereby submit the following Joint Claim Construction and Prehearing Statement pursuant to Patent Local Rule 4-3.

I. AGREED CLAIM CONSTRUCTION TERMS (Patent Local Rule 4-3(a))

Exhibit A sets forth a list of claim terms and their respective constructions that have been agreed upon by all the parties in the related actions.

II. <u>DISPUTED CLAIM CONSTRUCTION TERMS (Patent Local Rule 4-3(b))</u>

Exhibit B is a chart that sets forth disputed claim terms from U.S. Patent Nos. 5,440,749, 5,530,890, and 5,809,336, and the respective constructions proposed by each party. All three patents are at issue in the above-captioned related actions.

The proposed identification of evidence for each disputed claim term provided by plaintiffs Phoenix Digital Solutions LLC, Patriot Scientific Corporation and Technology Properties Limited LLC is attached hereto as Exhibit C.

The proposed identification of evidence for each disputed claim term provided by Defendants is attached hereto as Exhibit D.

III. <u>IDENTIFICATION OF MOST SIGNIFICANT CLAIM TERMS (Patent Local Rule 4-3(c))</u>

The Court has ordered the parties in all eight actions to identify the ten claim terms most significant to the resolution of the issues in the case. The parties have accordingly identified the following claim terms as being most significant to the resolution of the issues in that case at this time, including identification of which terms are believed to be case or claim dispositive:

1. instruction register ('749/'890 Patents)

	Case3:12-cv-03877-VC Document72 Filed06/23/15 Page5 of 10
1	the Asserted Patents in a prior case, the present Defendants have not previously presented their
2	positions, the majority of the terms listed in Section III have not been previously construed by the
3	Court, and the asserted '749 and '890 Patents were not part of the trial in the prior case (indeed
4	only one term from the previously tried '336 Patent is presented for construction here). For
5	similar reasons, Defendants request that the Court provide two hours (one hour per side) for the
6	technology tutorial.
7	V. <u>WITNESSES FOR THE CLAIM CONSTRUCTION HEARING (Patent Local Rule</u>
8	<u>4-3(e))</u>
9	Plaintiffs and Defendants do not currently plan to call any fact or expert witnesses to
10	testify live at the claim construction hearing. However, to the extent that Plaintiffs or Defendants
11	later decide that expert testimony is necessary and offer such testimony, then the parties agree
12	that the other side may submit rebuttal expert testimony.
13	
14	Respectfully submitted,

[SIGNATURE BLOCKS ON NEXT PAGE]

Case3:12-cv-03877-VC Document72 Filed06/23/15 Page6 of 10 Dated: June 23, 2015 /s/ Barry J. Bumgardner 1 BANYS, P.C. Christopher D. Banys (SBN 230038) 2 cdb@banyspc.com Jennifer Lu Gilbert (SBN 255820) 3 ilg@banyspc.com 4 1032 Elwell Court, Suite 100 Palo Alto, California 94303 5 [Tel.] (650) 308-8505 [Fax] (650) 353-2202 6 7 NELSON BUMGARDNER, P.C. Edward R. Nelson, III (Pro Hac Vice) 8 ed@nelbum.com Brent Nelson Bumgardner (Pro Hac Vice) 9 brent@nelbum.com Barry J. Bumgardner (Pro Hac Vice) 10 barry@nelbum.com 11 Thomas Christopher Cecil (*Pro Hac Vice*) tom@nelbum.com 12 Stacie Greskowiak McNulty (Pro Hac Vice) stacie@nelbum.com 13 3131 West 7th Street, Suite 300 Fort Worth, Texas 76107 14 [Tel.] (817) 377-9111 15 [Fax] (817) 377-3485 16 **Attorneys for Plaintiff** PHOENIX DIGITAL SOLUTIONS LLC 17 Dated: June 23, 2015 /s/ Charles T. Hoge (with permission) 18 KIRBY NOONAN LANCE & HOGE LLP Charles T. Hoge (SBN 110696) 19 choge@knlh.com 20 350 Tenth Avenue, Suite 1300 San Diego, California 92101 21 [Tel.] (619) 231-8666 22 **Attorneys for Plaintiff** PATRIOT SCIENTIFIC CORPORATION 23 Dated: June 23, 2015 /s/ William L. Bretschneider (with permission) 24 SILICON VALLEY LAW GROUP 25 William L. Bretschneider (SBN 144561) wlb@svlg.com 26 50 W. San Fernando Street, Suite 750 San Jose, California 95113 27 [Tel.] (408) 573-5700 [Fax] (408) 573-5701 28

Case3:12-cv-03877-VC Document72 Filed06/23/15 Page7 of 10 **Attorneys for Plaintiff** 1 TECHNOLOGY PROPERTIES LIMITED LLC 2 Dated: June 23, 2015 /s/ David Eiseman 3 QUINN EMANUEL URQUHART & 4 SULLIVAN, LLP David Eiseman (SBN 114758) 5 davideiseman@quinnemanuel.com 50 California Street, 22nd Floor 6 San Francisco, California 94111-4788 [Tel.] (415) 875-6600 7 [Fax] (415) 875-6700 8 **Attorneys for Defendant** 9 BARNES & NOBLE, INC. 10 Dated: June 23, 2015 /s/ Timothy Bickham STEPTOE & JOHNSON LLP 11 William F. Abrams (SBN 88805) wabrams@steptoe.com 12 1001 Page Mill Road 13 Suite 150, Building 4 Palo Alto, California 94304 14 [Tel.] (650) 687-9501 [Fax] (650) 687-9494 15 Timothy C. Bickham (*Pro Hac Vice*) 16 tbickman@steptoe.com 1330 Connecticut Avenue NW 17 Washington, DC 20036 18 [Tel.] (202) 429-5517 [Fax] (202) 429-3902 19 **Attorneys for Defendants** 20 HUAWEI TECHNOLOGIES CO., LTD., 21 HUAWEI DEVICE CO., LTD., HUAWEI **DEVICE USA INC., FUTUREWEI** 22 TECHNOLOGIES, INC., HUAWEI TECHNOLOGIES USA INC., 23 Dated: June 23, 2015 /s/ Jennifer Seraphine 24 TURNER BOYD LLP Joshya M. Masur (SBN 203510) 25 masur@turnerboyd.com 26 Jennifer Seraphine (SBN 245463) Seraphine@turnerboyd.com 27 702 Marshall Street, Suite 640 Redwood City, California 94063 28 [Tel.] (650) 521-5930 [Fax] (650) 521-5931 PATENT LOCAL RULE 4-3 JOINT CLAIM CONSTRUCTION CASE NOS. 12-CV-03863-VC, -03865-VC, -3870-VC, -03876-VC,

AND PREHEARING STATEMENT Page 7

-03877-VC, -03880-VC, -03881-VC (PSG)

1		Attorneys for Defendants
2		GARMIN INTERNATIONAL, INC., and GARMIN USA, INC.,
3	Dated: June 23, 2015	/s/ Charles McMahon
4	,	SHEPPARD MULLIN RICHTER &
5		HAMPTON LLP Scott R. Miller (SBN 112656)
		SMiller@sheppardmullin.com
6		333 South Hope Street, 43rd Floor
7		Los Angeles, CA 90071-1422 [Tel.] (213) 617-4177
8		[Fax] (213) 443-2817
9		BRINKS GILSON & LIONE William H. Frankel (<i>Pro Hac Vice</i>)
10		wfrankel@brinksgilson.com
11		Robert S. Mallin (<i>Pro Hac Vice</i>)
		rmallin@brinksgilson.com
12		Hersh H. Mehta (<i>Pro Hac Vice</i>)
13		hmehta@brinksgilson.com NBC Tower - Suite 3600
1.4		455 N. Cityfront Plaza Drive
14		Chicago, Illinois 60611
15		[Tel.] (312) 321-4200
16		[Fax] (312) 321-4299
		McDERMOTT WILL & EMERY
17		Charles M. McMahon (<i>Pro Hac Vice</i>)
18		cmcmahon@brinksgilson.com 227 West Monroe Street
19		Chicago, IL 60606
19		[Tel.] (312) 984-7641
20		[Fax] (312) 984-7700
21		Attorneys for Defendants
22		ZTE CORPORATION and ZTE (USA) INC.,
23	Dated: June 23, 2015	/s/ Jim Heintz DLA PIPER LLP (US)
24		Mark D. Fowler (SBN 124235)
		mark.fowler@dlapiper.com
25		Aaron Wainscoat (SBN 218337) aaron.wainscoat@dlapiper.com
26		Erik R. Fuehrer (SBN 252578)
27		erik.fuehrer@dlapiper.com
		2000 University Avenue
28		East Palo Alto, CA 94303 [Tel.] (650) 833-2000
		[] (000) 000 2000

	Case3:12-cv-03877-VC Document	72 Filed06/23/15 Page9 of 10
1		[Fax] (650) 833-2001
2		James M. Heintz
3		jim.heintz@dlapiper.com (<i>Pro Hac Vice</i>) 11911 Freedom Dr.
4		Reston, VA 20190
		[Tel.] (703) 733-4000 [Fax] (703) 733-5000
5		Robert C. Williams
6		robert.williams@dlapiper.com
7		401 B Street, Suite 1700 San Diego, California 92101
8		[Tel.] (619) 699-2700
9		[Fax] (619) 699-2701
10		Attorneys for Defendants
11		SAMSUNG ELECTRONICS CO., LTD. and SAMSUNG ELECTRONICS
12		AMERICA, INC.
13	Dated: June 23, 2015	/s/ Wasif Qureshi
14	Dated. Julie 23, 2013	FISH & RICHARDSON P.C.
15		Michael J. McKeon (Pro Hac Vice)
16		mckeon@fr.com
		Christian A. Chu (SBN 218336) chu@fr.com
17		Richard A. Sterba (<i>Pro Hac Vice</i>) 1425 K Street, NW, Suite 1100
18		Washington, DC 20005
19		[Tel.] (202) 783-5070 [Fax] (202) 783-2331
20		
21		Wasif Qureshi (<i>Pro Hac Vice</i>) qureshi@fr.com
22		1221 McKinney Street, Suite 2800
23		Houston, Texas 77010 [Tel.] (713) 654-5300
24		[Fax] (713) 652-0109
25		Olga I. May (SBN 232012)
26		omay@fr.com 12390 El Camino Real
		San Diego, California 92130
27		[Tel.] (858) 678-4745 [Fax] (858) 678-5099
28		Attorneys for Defendants
	PATENT LOCAL RULE 4-3 JOINT CLAIM CONSTRUCTION	Case Nos. 12-cv-03863-VC, -03865-VC, -3870-VC, -03876-VC,

LG ELECTRONICS, INC. and LG 1 **ELECTRONICS U.S.A., INC.** 2 /s/ Matthew Brigham Dated: June 23, 2015 **COOLEY LLP** 3 Matthew J. Brigham (SBN 191428) 4 mbrigham@cooley.com 3175 Hanover Street 5 Palo Alto, California 94304-1130 [Tel.] (650) 843-5000 6 [Fax] (650) 849-7400 7 Stephen R. Smith (*Pro Hac Vice*) 8 stephen.smith@cooley.com 1299 Pennsylvania Ave., NW 9 Suite 700 Washington, DC 20004 10 [Tel.] (703) 456-8000 [Fax] (703) 456-8100 11 12 **Attorneys for Defendants** NINTENDO CO., LTD. and NINTENDO OF 13 AMERICA, INC. 14 15 **ATTESTATION PER GENERAL ORDER 45** 16 I, Barry J. Bumgardner, am the ECF User whose ID and password are being used to file 17 this Stipulation. In compliance with General Order 45, X.B., I hereby attest that the counsel listed 18 above have concurred with this filing. 19 20 Dated: June 23, 2015 21 22 23 24 25 26 27 28

Case3:12-cv-03877-VC Document72 Filed06/23/15 Page10 of 10

Exhibit A
Claim Terms and Constructions Agreed Upon by the Parties

Nos.	Terms	Plaintiffs' Constructions	Defendants' Constructions	Notes	
	'749 PATENT				
1.	a remainder of said first push down stack being connected to said means for storing a next item to receive the next item from said means for storing a next item	a portion of the first push down stack that receives items pushed from the means for storing next item and stores items on a "last in, first out" basis	a portion of the first push down stack that receives items pushed from the means for storing next item and stores items on a "last in, first out" basis		
2.	arithmetic logic unit	a digital circuit that performs arithmetic and logical operations	a digital circuit that performs arithmetic and logical operations		
3.	central processing unit	electronic circuit on an integrated circuit that controls the interpretation and execution of programmed instructions	electronic circuit on an integrated circuit that controls the interpretation and execution of programmed instructions		
4.	central processing unit integrated circuit	miniature circuit, on a single semiconductor substrate, that controls the interpretation and execution of programmed instructions	miniature circuit, on a single semiconductor substrate, that controls the interpretation and execution of programmed instructions		
5.	configured and connected to supply the multiple sequential instructions to said central processing unit integrated circuit during a single memory cycle	configured and connected to provide the multiple sequential instructions in parallel (as opposed to one-by-one) to said central processing unit integrated circuit during a single memory cycle	configured and connected to provide the multiple sequential instructions in parallel (as opposed to one-by-one) to said central processing unit integrated circuit during a single memory cycle		

Nos.	Terms	Plaintiffs' Constructions	Defendants' Constructions	Notes
6.	first input of said ALU	a first input of the [ALU] for	a first input of the [ALU] for	
		receiving data	receiving data	
7.	means for storing a	Construed pursuant to 35 U.S.C. §	Construed pursuant to 35 U.S.C. §	
	next item	112(6)	112(6)	
		Structure: a register or its	Structure: a register or its	
		equivalents	equivalents	
		Function: storing a next item	Function: storing a next item	
		8	a transfer garage	
8.	means for storing a top	Construed pursuant to 35 U.S.C. §	Construed pursuant to 35 U.S.C. §	
	item	112(6)	112(6)	
		Structure: a register or its	Structure: a register or its	
		equivalents	equivalents	
		Function: storing a top item	Function: storing a top item	
		Tunetion. Storing a top item	Tunetion. Storing a top item	
9.	memory external of	a memory on a separate substrate	a memory on a separate substrate	
	said central processing	from the [central processing unit	from the [central processing unit	
	unit integrated circuit	integrated circuit]	integrated circuit]	
10.	multiple sequential	two or more instructions in a	two or more instructions in a	
	instructions	program sequence	program sequence	
11.	multiplexing means	a multiplexer	a multiplexer	
10	11 0 11			
12.	second input of said	a second input, distinct from the first	a second input, distinct from the	
	ALU	input, of the ALU for receiving data	first input, of the ALU for receiving	
13.	single mamory syste	the time required to read information	data	
13.	single memory cycle	the time required to read information from the memory	the time required to read information from the memory	
		Hom the memory	information from the memory	

Nos.	Terms	Plaintiffs' Constructions	Defendants' Constructions	Notes		
	'890 PATENT					
14.	bus	a group of conductors	a group of conductors			
15.	central processing unit	electronic circuit on an integrated circuit that controls the interpretation and execution of	electronic circuit on an integrated circuit that controls the interpretation and execution of			
16.	loop counter	programmed instructions. counter circuit in the main [CPU] that stores a variable value representing a remaining number of times a particular instruction or group of instructions is to be executed by the main [CPU]	programmed instructions. counter circuit in the main [CPU] that stores a variable value representing a remaining number of times a particular instruction or group of instructions is to be executed by the main [CPU]			
17.	mode register	register that stores mode bits.	register that stores mode bits.			
18.	multiplexing means	a multiplexer	A multiplexer			
19.	return stack pointer	storage element in the main [central processing unit], separate and distinct from the stack pointer, that stores a value representing a location in the return push down stack	storage element in the main [central processing unit], separate and distinct from the stack pointer, that stores a value representing a location in the return push down stack			
20.	ring oscillator	an [oscillator] having multiple, odd number of inversions arranged in a loop, wherein the [oscillator] is variable based on the temperature, voltage and process parameters in the environment	an [oscillator] having multiple, odd number of inversions arranged in a loop, wherein the [oscillator] is variable based on the temperature, voltage and process parameters in the environment			

Nos.	Terms	Plaintiffs' Constructions	Defendants' Constructions	Notes		
	'336 PATENT					
21.	central processing unit	electronic circuit on an integrated circuit that controls the interpretation and execution of programmed instructions	electronic circuit on an integrated circuit that controls the interpretation and execution of programmed instructions			
22.	clocking said central processing unit	providing a timing signal to said [central processing unit]	providing a timing signal to said [central processing unit]			
23.	external clock is operative at a frequency independent of a clock frequency of said oscillator	external clock wherein a change in the frequency of either the external clock or [oscillator] does not affect the frequency of the other	external clock wherein a change in the frequency of either the external clock or [oscillator] does not affect the frequency of the other			
24.	external memory bus	a [bus] coupled between the I/O interface and an external storage device	a [bus] coupled between the I/O interface and an external storage device			
25.	integrated circuit	miniature circuit on a single semiconductor substrate	miniature circuit on a single semiconductor substrate			
26.	microprocessor	electronic circuit that interprets and executes programmed instructions	electronic circuit that interprets and executes programmed instructions			
27.	off-chip external clock	clock not on the integrated circuit substrate	clock not on the integrated circuit substrate			

Nos.	Terms	Plaintiffs' Constructions	Defendants' Constructions	Notes
28.	on-chip input/output	circuit having logic for input/output	circuit having logic for input/output	
	interface	communications, where that circuit	communications, where that circuit	
		is located on the same	is located on the same	
		semiconductor substrate as the	semiconductor substrate as the	
		[CPU]	[CPU]	
29.	oscillator	circuit capable of maintaining an	circuit capable of maintaining an	
		alternating output	alternating output	
30.	oscillator clocking	[oscillator] that generates the	[oscillator] that generates the	
		signal(s) used for timing the	signal(s) used for timing the	
		operation of the [CPU]	operation of the [CPU]	
31.	processing frequency	speed at which the [CPU] operates.	speed at which the [CPU] operates	
32.	ring oscillator	an [oscillator] having multiple, odd	an [oscillator] having multiple, odd	
		number of inversions arranged in a	number of inversions arranged in a	
		loop, wherein the [oscillator] is	loop, wherein the [oscillator] is	
		variable based on the temperature,	variable based on the temperature,	
		voltage and process parameters in	voltage and process parameters in	
		the environment	the environment	
33.	varying in the same	increasing and deceasing	increasing and deceasing	
	way	proportionally	proportionally	
34.	wherein said central	The timing control of the [central	The timing control of the [central	
	processing unit	processing unit] that operates	processing unit] that operates	
	operates	independently of and is not derived	independently of and is not derived	
	asynchronously to said	from the timing control of the	from the timing control of the	
	input/output interface	input/output interface such that there	input/output interface such that	
		is no readily predictable phase	there is no readily predictable phase	
		relationship between them.	relationship between them.	

Exhibit B
Claim Terms and Constructions Disputed by the Parties

Nos.	Terms	Plaintiffs' Constructions	Defendants' Constructions	Notes
		'749 PATENT	Γ	
1.	instruction register	A register that receives and holds one or more instructions for supplying to circuits that interpret the instructions.	register that holds an instruction while the instruction is being decoded and executed, and that excludes temporary registers upstream of the register	

Nos.	Terms	Plaintiffs' Constructions	Defendants' Constructions	Notes
2.	means for fetching instructions for said central processing unit integrated circuit on said bus from said memory, said means for fetching instructions being configured and connected to fetch multiple sequential instructions from said memory in parallel and supply the multiple sequential instructions to said central processing unit integrated circuit during a single memory	Construed pursuant to 35 U.S.C. § 112(6) Structure: memory controller Function: fetching instructions for the [central processing unit integrated circuit] on the [bus] from said memory, being [configured and connected to fetch multiple sequential instructions from said memory in parallel and supply the multiple sequential instructions to said central processing unit integrated circuit during a single memory cycle]	Function: "fetching instructions for said central processing unit integrated circuit on said bus from said memory to fetch multiple sequential instructions from said memory in parallel and supply the multiple sequential instructions to said central processing unit integrated circuit during a single memory cycle" Indefinite for insufficient disclosure of corresponding structure. No algorithm disclosed to perform function.	
	cycle			
3.	push down stack connected to said arithmetic logic unit	A last-in-first-out data storage element connected to the [arithmetic logic unit].	last-in-first-out storage element that outputs data to the [arithmetic logic unit] in response to instructions with only implied addresses	

Nos.	Terms	Plaintiffs' Constructions	Defendants' Constructions	Notes
4.	wherein the means for fetching instructions comprises supplying the multiple sequential instructions in parallel to said instruction register during the same memory cycle in which the multiple sequential instructions are fetched	wherein the means for fetching instructions includes supplying the multiple sequential instructions in parallel (as opposed to one-by-one) to said instruction register during the same memory cycle in which the multiple sequential instructions are fetched in parallel (as opposed to one-by-one)	indefinite	The parties have agreed to forego briefing on this term during the claim construction phase in light of the pending motion for judgment on the pleadings.

Nos.	Terms	Plaintiffs' Constructions	Defendants' Constructions	Notes	
	'890 PATENT				
5.	an address/data bus	A [bus] which carries address and/or data signals.	a [bus] including at least one conductor that carries address and data information on the same conductor		

Nos.	Terms	Plaintiffs' Constructions	Defendants' Constructions	Notes
6.	an internal data bus, said internal data bus being bidirectionally connected [to a loop counter]	A [bus] internal to the [microprocessor] that is connected such that data can flow in two directions.	a [bus], internal to the [microprocessor], including at least one conductor that carries data into the [loop counter] and out of the [loop counter] on the same conductor	
7.	decrementer	A circuit that decrements a register.	logic circuit separate from the [arithmetic logic unit] designed to decrease its input and output the result	
8.	incrementer	A circuit that increments a register.	logic circuit separate from the [arithmetic logic unit] designed to increase its input and output the result	
9.	instruction register	A register that receives and holds one or more instructions for supplying to circuits that interpret the instructions.	a register that holds an instruction while the instruction is being decoded and executed, and that excludes temporary registers upstream of the register	

Nos.	Terms	Plaintiffs' Constructions	Defendants' Constructions	Notes
10.	means for fetching instructions for said central processing unit on said address/data bus, said means for fetching instructions being configured to fetch multiple sequential instructions in a single memory cycle	Construed pursuant to 35 U.S.C. § 112(6) Structure: an internal data bus of sufficient width to retrieve multiple instructions at one time, an internal address bus, and a multiplexer to selectively connect the internal data and address busses to the [address/data bus], and structural equivalents thereof. Function: fetching instructions for said [central processing unit] on said [address/data bus].	Function: fetching instructions for said [central processing unit] on said [address/data bus], said means for fetching instructions being configured to fetch multiple sequential instructions in a [single memory cycle] Corresponding structure: indefinite for insufficient disclosure of corresponding structure. No algorithm disclosed to perform function.	Although the parties dispute the construction of this term, the parties have agreed to not include this term as one of the top 10 terms whose construction will be most significant to the resolution of the case.
11.	push down stack connected to provide inputs to said arithmetic logic unit	A last-in-first-out storage unit connected to provide data to the [arithmetic logic unit].	last-in-first-out storage element that provides data to the [arithmetic logic unit] in response to instructions with only implied addresses	
12.	return push down stack	last-in-first-out data storage element that stores return addresses	last-in-first-out data storage element in the main [central processing unit], separate from the first push down stack, that stores return addresses	

Nos.	Terms	Plaintiffs' Constructions	Defendants' Constructions	Notes
13.	separate direct memory access central processing unit	A central processing unit that accesses memory and that fetches and executes instructions directly, separately, and independently of the main central processing unit.	central processing unit that accesses memory, that fetches and executes instructions for itself directly and separately from the main central processing unit, and that fetches instructions for the main central processing unit	
14.	X register	A first register used in memory operations.	memory pointer which can be used for memory access and simultaneously incremented or decremented	
15.	Y register	A second register used in memory operations.	memory pointer which can be used for memory access and simultaneously incremented or decremented	

Nos.	Terms	Plaintiffs' Constructions	Defendants' Constructions	Notes	
	'336 PATENT				
16.	an entire oscillator disposed upon said integrated circuit substrate	An [oscillator] that is located entirely on the same semiconductor substrate as the [central processing unit].	an [oscillator] that is located entirely on the same semiconductor substrate as the [central processing unit] and does not rely on a control signal or an external crystal/clock generator to cause clock signal oscillation or control clock signal frequency		

Case3:12-cv-03877-VC Document72-3 Filed06/23/15 Page1 of 14

Exhibit C

Claim Terms, Plaintiffs' Proposed Constructions, and Intrinsic and Extrinsic Evidence Citations

A. <u>U.S. Pat. No. 5,440,749¹</u>

Nos.	<u>'749 Patent Claim Term</u>	Proposed Construction	Intrinsic Evidence Citations	Extrinsic Evidence Citations
1.	instruction register	A register that receives and holds one or more instructions for supplying to circuits that interpret the instructions.	'749 Pat., at Fig. 2, Fig. 16, Fig. 20, 2:39 - 3:15, 4:50-63, 5:8-9, 5:15-25, 6:24 - 7:28, 7:50 - 8:42, 9:18-36, 10:44 - 11:20, 11:56 - 12:2, 14:13-20, 16:21 - 17:17, 17:59 - 18:18, 18:35-56, 19:6-43, 22:12 - 23:8, 35:58 - 36:41, 37:45-50 '749 Pat. Prosecution History: Response to Office Action (Jan. 19, 2010), at pp. 37-44	Hordeski at 177 Judge Grewal's Claim Construction Order

_

¹ Language in brackets "[]" are words/terms construed elsewhere. References to figures in a patent also includes references to the portions of the patent that discuss the figures.

Exhibit C Claim Terms, Plaintiffs' Proposed Constructions, and Intrinsic and Extrinsic Evidence Citations

2. means for fetching instructions for said central processing unit integrated circuit on said bus from said memory, said means for fetching instructions being configured and connected to fetch multiple sequential instructions from said memory in parallel and supply the multiple sequential instructions to said central processing unit integrated circuit during a single memory cycle	Construed pursuant to 35 U.S.C. § 112(6) Structure: memory controller Function: fetching instructions for the [central processing unit integrated circuit] on the [bus] from said memory, being [configured and connected to fetch multiple sequential instructions from said memory in parallel and supply the multiple sequential instructions to said central processing unit integrated circuit during a single memory cycle]	'749 Pat. at Figs. 2, 4, 11, 12, 16, and 20, 2:13-26, 2:34-48, 5:45, 5:54-58, 7:12-22, 7:33-35, 7:50-8:16, 14:25-26, 14:66-15:20, 18:10-13, 18:34-56, 20:33-22:40, 25:65-26:35, 31:35-32:16, 33:13-17 '749 Pat. Prosecution History: Response to Office Action (June 3, 1992) at pp. 12-13, 15-16 Response To Office Action (Mar. 17, 1994) at pp. 4-7 Response to Office Action (Nov. 9, 1994) at pp. 4-6 '749 Pat. Prosecution History: Office Action (Feb. 11, 2011) at p. 8 Response to Office Action (Jan. 25, 2011) at pp. 17-19 Examiner's Interview Summary (Nov. 24, 2010) Response to Office Action (Nov. 29, 2010) at pp. 18-20, 23-35 Response to Office Action (Jan. 19, 2010) at pp. 25-35 Response to Office Action (May	
---	---	---	--

Exhibit C
Claim Terms, Plaintiffs' Proposed Constructions, and Intrinsic and Extrinsic Evidence Citations

	4, 2009) at. pp. 26-27, 34-35 Examiner's Interview Summary (Apr. 7, 2009) '890 Patent: '890 Pat. at 29:25-30:2	

Exhibit C
Claim Terms, Plaintiffs' Proposed Constructions, and Intrinsic and Extrinsic Evidence Citations

Nos.	<u>'749 Patent Claim Term</u>	Proposed Construction	<u>Intrinsic Evidence</u> Citations	Extrinsic Evidence Citations
3.	push down stack connected to said arithmetic logic unit	A last-in-first-out data storage element connected to the [arithmetic logic unit].	'749 Pat. at Figs. 2, 4, 11, 12, 13, 16, 20, and 21, 2:13-26, 3:4-15, 3:36-66, 5:45, 5:54-58, 6:24-35, 7:18-22, 7:50-56, 8:4-16, 14:25-65, 14:66, 15:20, 15:24-52, 18:10-13, 19:6-8, 22:14-24, 25:65-26:11, 26:16-29, 31:35-32:16, claims 1 and 9. '749 Pat. Prosecution History: Response to Office Action (June 30, 1993) at pp. 9-10 Response to Office Action (Nov. 9, 1994) at pp. 4-6 '890 Patent: '890 Pat. at 17:65-18:11, 18:24-45, 21:5-37, 21:51-54, 24:10-20 Reexamination App. No. 90,009,388: Response to Office Action (Jan. 5, 2010), at p. 6-7 Response to Office Action (June 29, 2010), at pp. 10-19	Hordeski at 15, 292, 313, 369-70 Microsoft Computer Dictionary at 20, 271, 327 Judge Ware's Claim Construction Order

Exhibit C Claim Terms, Plaintiffs' Proposed Constructions, and Intrinsic and Extrinsic Evidence Citations

4.	wherein the means for fetching instructions comprises supplying the multiple sequential instructions in parallel to said instruction register during the same memory cycle in which the multiple sequential instructions are fetched	wherein the means for fetching instructions includes supplying the multiple sequential instructions in parallel (as opposed to one-byone) to said instruction register during the same memory cycle in which the multiple sequential instructions are fetched in parallel (as opposed to one-byone)	'749 Pat. at Figs. 2, 4, 11, 12, 16, and 20, 2:13-26, 2:34-48, 5:45, 5:54-58, 7:12-22, 7:33-35, 7:50-8:16, 14:25-26, 14:66-15:20, 18:10-13, 18:34-56, 20:33-22:40, 25:65-26:35, 31:35-32:16, 33:13-17 '749 Pat. Prosecution History: Response to Office Action (June 3, 1992) at pp. 12-13, 15-16 Response To Office Action (June 30, 1993) pg. 12-13 Response to Office Action (Mar. 17, 1994) at pp. 4-7 Response to Office Action (Nov. 9, 1994) at pp. 4-6 Office Action (Feb. 11, 2011) at p. 8 Response to Office Action (Jan. 25, 2011) at pp. 17-19 Examiner's Interview Summary (Nov. 24, 2010) Response to Office Action (Nov. 29, 2010) at pp. 18-20, 23-35 Response to Office Action (Jan. 19, 2010) at pp. 25-35 Response to Office Action (May 4, 2009) at. pp. 26-27, 34-35 Examiner's Interview Summary (Apr. 7, 2009)	Hordeski at 223 Judge Grewal's Claim Construction Order
----	--	---	--	--

Exhibit C Claim Terms, Plaintiffs' Proposed Constructions, and Intrinsic and Extrinsic Evidence Citations

Nos.	<u>'749 Patent Claim Term</u>	<u>Proposed</u> <u>Construction</u>	<u>Intrinsic Evidence</u> <u>Citations</u>	Extrinsic Evidence Citations
			'890 Patent: '890 Pat. at 29:25-30:2	

B. <u>U.S. Pat. No. 5,530,890</u>

Nos.	<u>'890 Patent Claim Term</u>	Proposed	<u>Citations to Intrinsic</u>	Citations to Extrinsic
		Construction	Evidence	Evidence
5.	address/data bus	A [bus] which carries address and/or data signals.	'890 Pat., at Abstract, Figs. 2, 4-6, 10-13, 17, 19, 21, 2:6-36, 5:48-65, 6:17-7:10, 7:30-67, 8:1-40, 8:56-9:41, 10:19-11:13, 11:45-50, 12:50-60, 13:33-14:49, 15:10-31, 16:11-29, 17:4-30, 17:44-64, 20:53-67, 21:55-67, 22:1-23:67, 27:48-29:15, 32:44-33:11	Hordeski at 7, 43-44 Microsoft Computer Dictionary at 10, 49

Exhibit C
Claim Terms, Plaintiffs' Proposed Constructions, and Intrinsic and Extrinsic Evidence Citations

Nos.	'890 Patent Claim Term	<u>Proposed</u> <u>Construction</u>	Citations to Intrinsic Evidence	Citations to Extrinsic Evidence
6.	an internal data bus, said internal data bus being bidirectionally connected	A [bus] internal to the [microprocessor] that is connected such that data can flow in two directions.	'890 Pat., at Abstract, Figs. 10-13, 17, 19, 2:6-36, 3:4-15, 5:48-52, 6:17-17:10, 7:36-67, 8:1-21, 8:56-9:41, 11:45-50, 13:16-20, 13:33-14:49, 15:10-31, 16:11-29, 17:4-30, 17:44-64, 20:53-67, 21:55-67, 32:34-67	Hordeski at 7, 43-44 Microsoft Computer Dictionary at 10, 49
7.	decrementer	A circuit that decrements a register.	'890 Pat., at Abstract, Figs. 2, 5, 2:43-3:3, 4:46-57, 5:4-5, 5:12-13, 6:17-48, 8:1-24, 9:5-10, 10:18-11:4, 11:32-37, 16:12-28, 17:7-12, 18:12-14, 20:17-41, 21:1-22:50, 23:62-67, 25:39-29:15, 32:44-67 '890 Pat. Reexam Certificate (Mar. 1, 2011), at Abstract, 1:22-47	Hordeski at 89-90 Microsoft Computer Dictionary at 100

Exhibit C
Claim Terms, Plaintiffs' Proposed Constructions, and Intrinsic and Extrinsic Evidence Citations

Nos.	<u>'890 Patent Claim Term</u>	Proposed Construction	<u>Citations to Intrinsic</u> Evidence	Citations to Extrinsic Evidence
8.	incrementer	A circuit that increments a register.	'890 Pat., at Abstract, Figs. 2, 5, 2:43-3:3, 4:46-57, 5:4-5, 5:12-13, 6:17-48, 8:1-24, 9:5-10, 10:18-11:4, 11:32-37, 16:12-28, 17:7-12, 18:12-14, 20:17-41, 21:1-22:50, 23:62-67, 25:39-29:15, 32:44-67 '890 Pat. Reexam Certificate (Mar. 1, 2011), at Abstract, 1:22-47	Hordeski at 171 Microsoft Computer Dictionary at 183
9.	instruction register	A register that receives and holds one or more instructions for supplying to circuits that interpret the instructions.	'890 Pat. at Abstract, Figs. 2, 4, 16, 20, 2:43-3:3, 4:46-57, 5:4-21, 6:17, 6:30-33, 6:47-48, 7:36-8:24, 9:5-10, 10:18-57, 11:23-37, 15:40-16:35, 16:47-67, 17:7-12, 17:44-64, 18:12-14, 20:42-21:55, 29:25-30:2, 32:44-67 '890 Pat. Reexam Certificate (Mar. 1, 2011) at Abstract, 1:22-47 '749 Patent: '749 Patent: '749 Pat., at 31:35-32:16	Hordeski at 177, 330 Microsoft Computer Dictionary at 190, 295 Judge Grewal's Claim Construction Order

Case3:12-cv-03877-VC Document72-3 Filed06/23/15 Page9 of 14

Exhibit C
Claim Terms, Plaintiffs' Proposed Constructions, and Intrinsic and Extrinsic Evidence Citations

Nos.	'890 Patent Claim Term	Proposed Construction	<u>Citations to Intrinsic</u> <u>Evidence</u>	Citations to Extrinsic Evidence
10.	means for fetching instructions for said central processing unit on said address/data bus, said means for fetching instructions being configured to fetch multiple sequential instructions in a single memory cycle	Construed pursuant to 35 U.S.C. § 112(6) Structure: an internal data bus of sufficient width to retrieve multiple instructions at one time, an internal address bus, and a multiplexer to selectively connect the internal data and address busses to the [address/data bus], and structural equivalents thereof. Function: fetching instructions for said [central processing unit] on said [address/data bus].	'890 Pat. at Abstract, Figs. 2, 4-6, 10-13, 17, 19, 21, 2:6-36, 5:48-65, 6:17-7:10, 7:30-67, 8:1-40, 8:56-9:41, 10:19-11:13, 11:45-50, 12:50-60, 13:33-14:49, 15:10-31, 16:11-29, 17:4-30, 17:44-64, 20:53-67, 21:55-67, 22:1-23:67, 27:48-29:15, 32:44-67, 33:1-11	Hordeski at 7, 43-44, 75, 174, 223 Microsoft Computer Dictionary at 10, 49, 187-88

Exhibit C Claim Terms, Plaintiffs' Proposed Constructions, and Intrinsic and Extrinsic Evidence Citations

11.	push down stack connected to provide inputs to said arithmetic logic unit	A last-in-first-out storage unit connected to provide data to the [arithmetic logic unit].	'890 Pat., at Abstract, Figs. 2, 4, 9, 13, claims 1 and 9, 2:5-33, 3:4-4:36, 4:60-63, 6:18-7:67, 8:64-9:13, 11:4-12:43, 14:50-15:10, 17:33-43, 17:65-19:26, 21:1-67, 24:1-44, 25:38-32:67, 34:10-17 '890 Pat. Reexam Certificate (Mar. 1, 2011), at Abstract, 1:22-47, 2:37-45 '749 Patent: '749 Pat., at Figs. 2, 13, 21, claims 1 and 9, 3:4-15, 3:36-66, 6:28-35, 7:18-22, 15:24-52, 19:6-8, 25:65-26:11 '749 Prosecution History: Response to Office Action (July 6, 1993), at pp. 9-10 Re-Exam App. 90,009,388: Response to Office Action (Jan. 5, 2010), at pp. 7 Response to Office Action (June 29, 2010), at pp. 17-18 Office Action (12/31/92; page 3) and Applicant's response (deposited 6/30/93; page 9)	Hordeski at 15, 292, 313, 369-370 Microsoft Computer Dictionary at 20, 271, 327
-----	---	--	--	--

Exhibit C Claim Terms, Plaintiffs' Proposed Constructions, and Intrinsic and Extrinsic Evidence Citations

Nos.	<u>'890 Patent Claim Term</u>	<u>Proposed</u> Construction	<u>Citations to Intrinsic</u> Evidence	Citations to Extrinsic Evidence
12.	return push down stack	last-in-first-out data storage element that stores return addresses	'890 Pat., at Abstract, Figs. 2, 12, 6:28-46, 11:32-37, 14:28-50, 21:2-55, 23:34-40, 26:58-30:53, 32:33-38, claim 1	

Case3:12-cv-03877-VC Document72-3 Filed06/23/15 Page12 of 14

Exhibit C
Claim Terms, Plaintiffs' Proposed Constructions, and Intrinsic and Extrinsic Evidence Citations

Nos.	<u>'890 Patent Claim Term</u>	Proposed	Citations to Intrinsic	Citations to Extrinsic
		Construction	Evidence	Evidence
Nos. 13.	*890 Patent Claim Term separate direct memory access central processing unit			
			Summary, p. 2	

Exhibit C
Claim Terms, Plaintiffs' Proposed Constructions, and Intrinsic and Extrinsic Evidence Citations

Nos.	'890 Patent Claim Term	Proposed Construction	<u>Citations to Intrinsic</u> <u>Evidence</u>	Citations to Extrinsic Evidence
14.	X register	A first register used in memory operations.	'890 Pat., at Figs. 2, 4, 5, 12, 13, 16, 20-23, 6:17-7:16, 7:36-67, 8:1-24, 10:18-11:4, 11:23-33, 14:28-15:21, 15:41-16:46, 17:45-19:26, 21:1-67, 25:38-32:42	Hordeski at 330 Microsoft Computer Dictionary at 295
15.	Y register	A second register used in memory operations.	'890 Pat., at Figs. 2, 4, 5, 12, 13, 16, 20-23, 6:17-7:16, 7:36-67, 8:1-24, 10:18-11:4, 11:23-33, 14:28-15:21, 15:41-16:46, 17:45-19:26, 21:1-67, 25:38-32:42	Hordeski at 330 Microsoft Computer Dictionary at 295

Case3:12-cv-03877-VC Document72-3 Filed06/23/15 Page14 of 14

Exhibit C

Claim Terms, Plaintiffs' Proposed Constructions, and Intrinsic and Extrinsic Evidence Citations

C. <u>U.S. Pat. No. 5,809,336</u>

Nos.	<u>'336 Patent Claim Term</u>	Proposed Construction	Intrinsic Evidence Citations	Extrinsic Evidence Citations
16.	an entire oscillator disposed upon	An [oscillator] that is	'336 Pat., at Abstract, Figs. 1, 17-	Hordeski at 58, 94,
	said integrated circuit substrate	located entirely on the	19, 1:14-3:35, 4:41-5:42, 5:53-	178, 269, 316, 336,
		same semiconductor	6:27, 6:47-10:60, 11:8-15:63,	377
		substrate as the [central	16:14-18:4, 18:20-19:50, 20:27-	
		processing unit].	21:57, 22:4-24:15, 24:28-25:47,	Microsoft Computer
			26:40-53, 27:16-21, 28:59-29:10,	Dictionary at 250
			30:28-45, and 32:12-34:28	
				Judge Ward's Claim
			'336 Pat. Reexam Certificate	Construction Order
			(Dec. 15, 2009), at 2:13-41, 3:29-	
			4:9	
			'336 Prosecution History,	
			Amendment B, mailed April 11,	
			1996, at pp. 6-7	
			'336 Prosecution History,	
			Amendment D, mailed July 3,	
			1997, at pp. 4-5	
			'336 Prosecution History,	
			Amendment E, mailed February	
			6, 1998, at pp. 3-4	
			'148 Re-exam Response to Office	
			Action February 21, 2008, at p. 7	
			(interview summary), pp. 11-12	

Exhibit D
Claim Terms, Defendants' Proposed Constructions, and Intrinsic and Extrinsic Evidence Citations

U.S. Patent No. 5,440,749

Nos.	Identified Term ¹	Defendants Proposed Construction(s)	Intrinsic Support	Extrinsic Support
1.	instruction register (claims 1, 59) (Defendants)	register that holds an instruction while the instruction is being decoded and executed, and that excludes temporary registers upstream of the register	'749 patent, Claims; '749 patent, Figs. 2, 4; '749 Patent at 2:40-43, 4:47- 5:30, 7:50-55, 8:7-16, 18:35-56, 22:65 – 23:3; '388 Reexamination of the '890 patent at 6/29/2010: Amdmt. at 7, 10-11, 19. 1/19/2010 Remarks '034 Reexamination of '749 patent discussing "The Motorola MC68020" written by Doug MacGregor at 1/19/2010 Remarks at 26 and 44-50; 11/29/2010 interview summary at 19-20; 11/29/10 Remarks at 30-31, and 33-35; 12/16/2010 Advisory Action at 10-11, and 13-17; 2/10/2011 Notice of Intent to Issue Ex Parte	Michael F. Hordeski, The Illustrated Dictionary of Microcomputers (3rd ed. 1990), at p. 177. Defendants may also offer expert testimony for this term. The testimony is expected to discuss why their construction is consistent with how one of ordinary skill in the art would understand the term in context of the patent. Deposition of named inventors, including in this case and cases involving the same patent.

¹ Claims 1, 43, and 59 are asserted. Claim 43 depends from independent claim 1. Claim 59 depends from independent claim 9.

	Identified Term ¹	Defendants Proposed Construction(s)	Intrinsic Support	Extrinsic Support
			Reexamination Certificate at 8-11; Doug McGregor, The Motorola MC 68020, 110-111. '749 patent, Claims;	Defendants may also offer
2.	means for fetching instructions for said central processing unit integrated circuit on said bus from said memory, said means for fetching instructions being configured and connected to fetch multiple sequential instructions from said memory in parallel and supply the multiple sequential instructions to said central processing unit integrated circuit during a single memory cycle (claim 1²) (Defendants – 112 ¶ 6)	Function: "fetching instructions for said central processing unit integrated circuit on said bus from said memory to fetch multiple sequential instructions from said memory in parallel and supply the multiple sequential instructions to said central processing unit integrated circuit during a single memory cycle" Indefinite for insufficient disclosure of corresponding structure. No algorithm disclosed to perform function.	749 patent, Clams, 749 patent at 4:47-5:30, 7:12, 7:50-55, 10:44-55, 16:21-23, 18:10-12, 20:38-52, 21:30-34, 22:19-22, 22:30-33, 26:31-32.	expert testimony for this term. The testimony is expected to discuss why their construction is consistent with how one of ordinary skill in the art would understand the term in context of the patent. Deposition of named inventors, including in this case and cases involving the same patent.

² Note the claim 9 recites similar language: "means ... for fetching instructions for said central processing unit on said bus from said dynamic random access memory, said means for fetching instructions being configured to fetch multiple sequential instructions from said dynamic random access memory in parallel and supply the multiple instructions to said central processing unit during a single memory cycle."

Nos.	Identified Term ¹	Defendants Proposed Construction(s)	Intrinsic Support	Extrinsic Support
3.	push down stack connected to said ALU (claims 1, 9) (TPL/Defendants)	last-in-first-out storage element that outputs data to the [arithmetic logic unit] in response to instructions with only implied addresses	'749 patent, Claims; '749 patent, Figs. 2, 13, 22, 23; '749 Patent at 4:34-40, 4:47- 5:30, 6:28-35, 7:12-22, 15:22- 52, 19:6-8, 29-44, 51-68, 20:26- 32, table at col. 21, 1st through 15th line; table at col. 23, third and fourth line; 25:6-10, 25:64 – 26:18, 32:17-62, 33:33 – 34:40; 90/009,388 Reexamination: 6/29/10 Amdmt. at 7-8, 10-11, 17-18; 90/009,388 Reexamination: 1/5/2010 Response at 2-3, U.S. Pat. No. 4,989,113 (Hull Jr.) at Fig. 2 and 5:60 -6:3, and 7:55- 9:3. '749 patent file history: 7/6/1993 Amdmt. at 6; '749 patent file history: 11/10/1994 Response at 1, 2 and 5. Intel 80386 Programmer's Reference Manual at 29, 31-33, 35-39, 46- 47, 49-64, 239-411;	Rudolf F. Graf, Modern Dictionary of Electronics (6th ed. 1984) at pp. 798- 99. Rudolf F. Graf, Modern Dictionary of Electronics (7th ed. 1999) at p. 603. Defendants may also offer expert testimony for this term. The testimony is expected to discuss why their construction is consistent with how one of ordinary skill in the art would understand the term in context of the patent. Deposition of named inventors, including in this case and cases involving the same patent.

Nos.	Identified Term ¹	Defendants Proposed Construction(s)	Intrinsic Support	Extrinsic Support
			'749 patent file history: 3/21/1994 Response at 6; '749 patent file history: 7/6/1993 Response at 4, 9-10.	
4.	wherein the means for fetching instructions comprises supplying the multiple sequential instructions in parallel to said instruction register during the same memory cycle in which the multiple sequential instructions are fetched (claims 1, 59) (Defendants – 112 ¶ 6)	indefinite	'749 patent, Claims; Ex Parte Reexam Cert. at 1:29-6:47 (re-examined claims).	Defendants may offer expert testimony for this term to discuss why a person of ordinary skill in the art would understand that this term renders the asserted claims invalid for lack of definiteness.

U.S. Patent No. 5,530,890

	Identified Term ³	Defendants Proposed Construction(s)	Intrinsic Support	Extrinsic Support
5.	an address/data bus (claims 1, 11, 12, 13) (Defendants)	a [bus] including at least one conductor that carries address and data information on the same conductor	'890 patent, Claims; '890 patent, Figs. 3, 4, 10, 11;	Defendants may also offer expert testimony for this term. The testimony is expected to discuss why

³ Claims 7, 9, 11, 12, 13, 17, and 19 are asserted. Claims 7 and 9 depend from independent claim 1. Claims 12, 13, 17, and 19 depend from independent claim 11.

	Identified Term ³	Defendants Proposed Construction(s)	Intrinsic Support	Extrinsic Support
			'890 patent at 4:53-5:25, 7:16-29, 7:54-55, 13:33-14:27.	their construction is consistent with how one of ordinary skill in the art would understand the term in context of the patent. Deposition of named inventors, including in this case and cases involving the same patent.
6.	an internal data bus, said internal data bus being bidirectionally connected [to a loop counter] (claims 1, 11) (Defendants)	a [bus], internal to the [microprocessor], including at least one conductor that carries data into the [loop counter] and out of the [loop counter] on the same conductor	'890 patent, Claims; '890 patent, Abstract; '890 patent at 13:16-20, 6:28-30, 4:53 – 5:25; '388 Reexamination: 6/9/2010 Response at 13, 18-19; '749 patent file history, 7/6/1993 Response at 9.	Joseph Greenfield, Microprocessor Handbook 75 (1985) IEEE Standard Dictionary of Electrical and Electronics Terms 93 (Jay, 4th ed. 1988) Michael F. Hordeski, The Illustrated Dictionary of Microcomputers (3rd ed. 1990), at p. 30 Rudolf F. Graf, Modern Dictionary of Electronics (6th ed. 1984) at p. 96.

	Identified Term ³	Defendants Proposed Construction(s)	Intrinsic Support	Extrinsic Support
				Rudolf F. Graf, Modern Dictionary of Electronics (7th ed. 1999) at pp. 68- 69.
				Defendants may also offer expert testimony for this term. The testimony is expected to discuss why their construction is consistent with how one of ordinary skill in the art would understand the term in context of the patent. Deposition of named inventors, including in this case and cases involving the same patent.
7.	decrementer (claims 1, 11) (Defendants)	logic circuit separate from the [arithmetic logic unit] designed to decrease its input and output the result	'890 patent, Claims; '890 patent, Abstract; '890 patent, Fig. 2; '890 patent at 4:53-5:25, 6:28-30, 8:12-21.	Defendants may also offer expert testimony for this term. The testimony is expected to discuss why their construction is consistent with how one of ordinary skill in the art would understand the term in context of the patent.

	Identified Term ³	Defendants Proposed Construction(s)	Intrinsic Support	Extrinsic Support
				Deposition of named inventors, including in this case and cases involving the same patent.
8.	incrementer (claims 1, 11) (Defendants)	logic circuit separate from the [arithmetic logic unit] designed to increase its input and output the result	'890 patent, Claims; '890 patent, Fig. 2; '890 patent at 4:53-5:25, 20:25-27, 21:20-21, 21:24-25, 22:11-13, 23:10-34, 23:54-55.	Defendants may also offer expert testimony for this term. The testimony is expected to discuss why their construction is consistent with how one of ordinary skill in the art would understand the term in context of the patent. Deposition of named inventors, including in this case and cases involving the same patent.
9.	instruction register (claims 1, 11) (Defendants)	a register that holds an instruction while the instruction is being decoded and executed, and that excludes temporary registers upstream of the register	'890 patent, Claims; '890 patent, Figs. 2 and 4; '890 patent at 4:53-5:25, 6:30- 33, 2:43-48, 7:39-41, 21:26-29,	Michael F. Hordeski, The Illustrated Dictionary of Microcomputers (3rd ed. 1990), at p. 177 Defendants may also offer expert testimony for this

	Identified Term ³	Defendants Proposed Construction(s)	Intrinsic Support	Extrinsic Support
			15:41-45, 11:23-25, 7:61-67, 20:53-67;	term. The testimony is expected to discuss why
			'388 Reexamination: 6/29/10 Amdmt. at 7, 10-11, 19.	their construction is consistent with how one of ordinary skill in the art
			'034 Reexamination of '749 patent discussing "The Motorola MC68020" written by	would understand the term in context of the patent.
			Doug MacGregor at 1/19/10 Remarks at 26 and 44-50;	Deposition of named inventors, including in this
			11/29/10 interview summary at 19-20;	case and cases involving the same patent.
			11/29/10 Remarks at 30-31 and 33-35;	
			12/16/10 Advisory Action at 10-11, and 13-17;	
			2/10/11 Notice of Intent to Issue Ex Parte	
			Reexamination Certificate at 8-11.	
			Doug MacGregor, <u>The</u> <u>Motorola MC 68020</u> , 110-111.	
10.	means for fetching instructions for said central processing unit on said address/data bus, said	Function: fetching instructions for said [central processing unit] on said [address/data bus], said means	'890 patent, Claims;	Defendants may also offer expert testimony for this term. The testimony is
	means for fetching instructions being configured to fetch	for fetching instructions being configured to fetch multiple	'890 patent at 4:53-5:25, 7:1, 7:36-51, 10:18-26, 15:40-43,	expected to discuss why their construction is consistent with how one

	Identified Term ³	Defendants Proposed Construction(s)	Intrinsic Support	Extrinsic Support
	multiple sequential instructions in a single memory cycle (claim 13) (Defendants – 112 ¶ 6)	sequential instructions in a [single memory cycle] Corresponding structure: indefinite for insufficient disclosure of corresponding structure. No algorithm disclosed to perform function.	17:22-25, 19:31-45, 20:17-21, 20:48-50, 20:56-60, 24:33-35.	of ordinary skill in the art would understand the term in context of the patent. Deposition of named inventors, including in this case and cases involving the same patent.
11.	push down stack connected to provide inputs to said arithmetic logic unit (claims 1, 11) (Defendants)	last-in-first-out storage element that provides data to the [arithmetic logic unit] in response to instructions with only implied addresses	'890 patent, Claims; '890 patent at 4:43-5:25, 6:21- 27, 7:1-10, 14:50-15:10; 18:13- 14, 32-45, 21:5-35, 23:6-10, 24:1-22, 30:3-47, 31:11- 32:7; 90/009, '388 Reexamination patent file history: 6/29/10 Amendment at 7-8 of 21, 10-11 of 21, and 17-18 of 21; 90/009,388 Reexamination patent file history: 1/5/2010 Response to First Office Action at pages 2-3, U.S. Patent No. 4,989,113 (Hull Jr.) at Fig. 2 and 5:60 -6:3, and 7:55-9:3.	Rudolf F. Graf, Modern Dictionary of Electronics (6th ed. 1984) at pp. 798-99. Rudolf F. Graf, Modern Dictionary of Electronics (7th ed. 1999) at p. 603. Defendants may also offer expert testimony for this term. The testimony is expected to discuss why their construction is consistent with how one of ordinary skill in the art would understand the term in context of the patent.

	Identified Term ³	Defendants Proposed Construction(s)	Intrinsic Support	Extrinsic Support
			'749 patent file history: 11/10/94 Response to 5th office action at pages 1, 2 and 5. Intel 80386 Programmer's Reference Manual at 29, 31-33, 35-39, 46-47, 49-64, 239-411. '749 patent file history: 3/21/94 Response to 4th office action at page 6 '749 patent file history: 7/6/93 Response to 3rd office action at page 4, 9, and 10.	Deposition of named inventors, including in this case and cases involving the same patent.
12.	return push down stack (claims 1, 11) (Defendants)	last-in-first-out data storage element in the main [central processing unit], separate from the first push down stack, that stores return addresses	'890 patent, Claims; '890 patent, Figs. 2, 12 '890 patent at 6:28-46, 11:32-37, 14:27-15:10, 21:1-55, 33-36, 23:38:40, 26:59-62, 27:1-46, 29:32-45, 30:14-32, 33:33-37 June 29, 2010 Amendment, pp. 9-19	Defendants may also offer expert testimony for this term. The testimony is expected to discuss why their construction is consistent with how one of ordinary skill in the art would understand the term in context of the patent. Deposition of named inventors, including in this case and cases involving the same patent.

	Identified Term ³	Defendants Proposed Construction(s)	Intrinsic Support	Extrinsic Support
13.	separate direct memory access central processing unit (claims 1, 11) (TPL/Defendants)	central processing unit that accesses memory, that fetches and executes instructions for itself directly and separately from the main central processing unit, and that fetches instructions for the main central processing unit	'890 patent, Claims; '890 patent, Abstract; '890 patent, Figs. 2, 5; '890 patent at 1:51-58, 2:1-5, 2:31-37, 4:53-5:25, 6:17-21, 8:1-24; '749 Patent, Abstract '749 Patent File History: 6/8/1992 Amdmt. at 14-15, 7/15/1992 IDS at 3, 7/6/93 Amdmt. at 15; '227 Reexam of '148 patent: 3/3/2009 Examiner's Interview Summary at 2.	Acer, et al. v. TPL, et al., Case No. C08-00877 PSG (N.D. Cal.), Dkt. No. 514 (August 21, 2013) Claim Construction Order at pp. 12-14 Defendants may also offer expert testimony for this term. The testimony is expected to discuss why their construction is consistent with how one of ordinary skill in the art would understand the term in context of the patent. Deposition of named inventors, including in this case and cases involving the same patent.
14.	X register (claims 1, 11) (Defendants)	memory pointer which can be used for memory access and simultaneously incremented or decremented	'890 patent, Claims; '890 patent, Fig. 2; '890 patent, Abstract;	Defendants may also offer expert testimony for this term. The testimony is expected to discuss why their construction is consistent with how one

	Identified Term ³	Defendants Proposed Construction(s)	Intrinsic Support	Extrinsic Support
			'890 patent at 4:53-5:25, 21:2-54, 21:56-60, 27:56-59, 4:46-47, 6:35-44, 10:59-64; '388 Reexamination: 6/29/10 Amdmt. at 7, 10-11, 19.	of ordinary skill in the art would understand the term in context of the patent. Deposition of named inventors, including in this case and cases involving the same patent.
15.	Y register (claims 1, 11) (Defendants)	memory pointer which can be used for memory access and simultaneously incremented or decremented	'890 patent, Claims; '890 patent, Fig. 2; '890 patent, Abstract; '890 patent at 21:2-54, 21:56-60, 27:59-62, 4:46-47, 4:53-5:25, 6:35-44, 10:59-64; '388 Reexamination, 6/29/2010 Amdmt. at 7, 10-11, 19.	Defendants may also offer expert testimony for this term. The testimony is expected to discuss why their construction is consistent with how one of ordinary skill in the art would understand the term in context of the patent. Deposition of named inventors, including in this case and cases involving the same patent.

U.S. Patent No. 5,809,336

	Identified Term ⁴	Defendants Proposed Construction(s)	Intrinsic Support	Extrinsic Support
16.	an entire oscillator disposed upon said integrated circuit substrate (claims 6, 13) (Defendants)	an [oscillator] that is located entirely on the same semiconductor substrate as the [central processing unit] and does not rely on a control signal or an external crystal/clock generator to cause clock signal oscillation or control clock signal frequency	'336 patent, Claims; '336 patent, Figs. 1, 5, 17-19; '336 patent, Abstract; '336 patent at 3:26-35, 4:41-45, 5:10-16, 16:43-17:50; 6/7/95 Orig. Appl. at 31-33, 64-83; 12/12/95 OA at 2-3; 4/11/96 Amdmt. at 1-10; 7/8/96 OA at 2-4; 1/8/97 Amdmt. at 1-5; 4/3/97 OA at 2; 7/3/97 Amdmt. at 1-5; 10/16/97 OA at 2-4; 2/6/98 Amdmt. at 1-5; 4/24/98 Supp. Amdmt. at 1-3; 5/13/98 Interview Summ. Rec U.S. Pat. No. 3,967,104 (Brantingham);	Defendants may also offer expert testimony for this term. The testimony is expected to discuss why their construction is consistent with how one of ordinary skill in the art would understand the term in context of the patents. Order No. 31: Construing the Terms of the Asserted Claims of The Patent at Issue, issued in USITC Inv. No. 337-TA-853 (Apr. 18, 2013), at pp. 20-42. First Claim Construction Order (Jun. 12, 2012), Case No. 5:08-cv-00877, Acer, Inc. et al. v. Tech. Props. Ltd., et al., including at pp. 18-19. Memorandum Opinion and Order (Jun. 15, 2007), Case No. 2:05-cv-00494, Tech. Props Ltd. et al. v.

⁴ Claims 6, 7, 9, 13, 14, and 15 are asserted. Claims 7 and 9 depend from independent claim 6. Claims 14 and 15 depend from independent claim 13.

Identified Term ⁴	Defendants Proposed Construction(s)	Intrinsic Support	Extrinsic Support
		U.S. Pat. No. 4,503,500 (Magar); U.S. Pat. No. 4,627,082 (Pelgrom); U.S. Pat. No. 4,338,675 (Palmer); U.S. Pat. No. 4,680,698 (Edwards et al.); U.S. Pat. No. 4,453,229 (Schaire); U.S. Pat. No. 4,670,837 (Sheets); U.S. Pat. No. 4,689,581 (Talbot); U.S. Pat. No. 5440,749 file history: 12/31 92 OA at 1-10; 7/28/93 Amdmt. at 11-17.	Matsushita Elec. Indus. Co., Ltd. et al., including at pp. 11-12. Corrected Amended Patent Local Rule 4-3 Joint Claim Construction and Prehearing Statement at pp. 4-9, filed as D.I. 336 in HTC Corp. v. Tech. Props. Ltd., Case No. 5:08-cv-00882-PSG. Declaration of Nan E. Joesten, Ex. A, filed as D.I. 305 in HTC Corp. v. Tech. Props. Ltd., Case No. 5:08-cv-00882-PSG. Deposition of named inventors, including in cases involving the same patents (such as USITC Inv. No. 337-TA-853).