Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page1 of 148

# EXHIBIT 4

Exhibit 4

#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page2 of 148

Claim 1		
A microprocessor, which comprises	On information and belief, each Accused Product listed in the attached list of Accused Products (Ex. A.4) contains a microprocessor ("Accused Microprocessors"). <sup>1</sup> See Ex. A for listings of microprocessors in the Accused Products, information obtained from <u>http://www.phonescoop.com/; http://pdadb.net/; http://www.gsmarena.com/</u> . Each microprocessor is an electronic circuit that interprets and executes programmed instructions.	
a main central processing unit and	As discussed in the attached list of Accused Products, the Accused Microprocessors contain a first ARM core. <i>See also</i> , <u>http://en.wikipedia.org/wiki/Qualcomm_Snapdragon;</u> http://en.wikipedia.org/wiki/Exynos; <u>http://en.wikipedia.org/wiki/OMAP</u> .	
a separate direct memory access central processing unit in a single integrated circuit comprising said microprocessor,	On information and belief, the Accused Microprocessors contain a second central processing unit separate from the first ARM core. On information and belief, the second central processing unit is able to access memory and fetch and execute instructions separately and independently of the main central processing unit.	
	For example, many of the Accused Microprocessors are multicore processors that contain more than one ARM core.	

<sup>&</sup>lt;sup>1</sup> Infringement by the Accused Products is largely based on the operation of and implementation of the microprocessors they contain. This chart provides some examples of such operation that, on information and belief, are representative of the operation of the processors in each of the Accused Products. Discovery is in the early stages, and Plaintiffs anticipate receiving additional documents showing the exact operation of the processor in each of the Accused Products with respect to the accused functionality. But because many documents that Plaintiffs would rely on to establish infringement are confidential and have not yet been produced in this litigation, Plaintiffs anticipate receiving additional documents to confirm the operational principles shown in this chart from Defendants and/or third parties. Accordingly, Plaintiffs reserve the right to amend, supplement, or augment their claim charts, infringement contentions, or infringement theories based on documents and information later received through discovery.

## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page3 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page4 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page5 of 148

#### EXHIBIT E-2 - CLAIM CHART FOR INFRINGEMENT OF U.S. PATENT NO. 5,530,890 By Samsung



Page 4 of 147

HIGHLY CONFIDENTIAL - ATTORNEYS' EYES ONLY



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page7 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page8 of 148

having an arithmetic logic unit,	logic units.
	The ARM instruction provides control over the Arithmetic Logic Unit (ALU) and confirms that the ALU within the CPU performs arithmetic and logic operations on data.
	In addition, the ARM architecture provides:
	<ul> <li>control over both the Arithmetic Logic Unit (ALU) and shifter in most data-processing instructions to maximize the use of an ALU and a shifter</li> </ul>
	ARMv7 Architecture Reference Manual [TPLBN051517-TPLBN052654], p. A1-2.
	Arithmetic/logic instructions
	The following arithmetic/logic instructions share a common instruction format. These perform an arithmetic or logical operation on up to two source operands, and write the result to a destination register. They can also optionally update the condition code flags, based on the result.
	ARM Architecture Reference Manual, p. A1-7
a first push down stack with a top item register and a next item register, connected to provide inputs to said arithmetic logic unit, an output of said arithmetic logic unit being connected to said top item register,	The ARM architecture defines how an ARM core must operate. ARM Architectures, Processors, and Devices [TPLBN051505-TPLBN051516], pp. 1-3. The ARMv7-A architecture is backwards compatible with the ARMv6 architecture. ARM Architectures, Processors, and Devices, pp. 1-3, 1-4.
	The ARM instructions provide control over the Arithmetic Logic Unit (ALU) and confirm that the ALU within the CPU performs arithmetic and logic operations on data.
	In addition, the ARM architecture provides:
	<ul> <li>control over both the Arithmetic Logic Unit (ALU) and shifter in most data-processing instructions to maximize the use of an ALU and a shifter</li> </ul>
	ARM Architecture Reference Manual [TPLBN051517-TPLBN052654], p. A1-2.
	Arithmetic/logic instructions
	The following arithmetic/logic instructions share a common instruction format. These perform an arithmetic or logical operation on up to two source operands, and write the result to a destination register. They can also optionally update the condition code flags, based on the result.

## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page9 of 148

ARM Archite	ecture Reference Manual, p. A1-7
The Arithmet item' (Rm) of for items plac Purpose Regi	tic Logic Unit (ALU) derives its two inputs from the 'Top item' (Rn) and the 'Next f the 'Push Down Stack' from the 'General Purpose Registers' (the holding place ced there by stack operations) and directs its output (Rd) back to the 'General (sters'.
Assembler	syntax
ADC{S} <c><q></q></c>	{ <rd>,} <rn>, <rm>, <type> <rs></rs></type></rm></rn></rd>
where:	
S	If S is present, the instruction updates the flags. Otherwise, the flags are not updated.
<c><q></q></c>	See Standard assembler syntax fields on page A8-7.
<rd></rd>	The destination register.
<rn></rn>	The first operand register.
<rm></rm>	The register that is shifted and used as the second operand.
<type></type>	The type of shift to apply to the value read from <rm>. It must be one of:ASRArithmetic shift right, encoded as type = 0b10LSLLogical shift left, encoded as type = 0b00LSRLogical shift right, encoded as type = 0b01RORRotate right, encoded as type = 0b11.</rm>
<rs></rs>	The register whose bottom byte contains the amount to shift by.
The pre-UAL s	syntax ADC <c>S is equivalent to ADCS<c>.</c></c>
ARMv7 Arch	nitecture Reference Manual [TPLBN049289-TPLBN051446], p. A8-19.
The Register pointer to the	File includes register R13, also known as SP or the Stack pointer, which is a - active stack.

## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page10 of 148

SP, the Stack Pointer
Register R13 is used as a pointer to the active stack.
In Thumb code, most instructions cannot access SP. The only instructions that can access SP are those designed to use SP as a stack pointer.
The use of SP for any purpose other than as a stack pointer is deprecated.
ARMv7 Architecture Reference Manual, p. A2-11.
The top two items in the stack are connected to provide inputs into the ALU by using a "POP". <b>A8.6.122 POP</b>
Pop Multiple Registers loads multiple registers from the stack, loading from consecutive memory locations starting at the address in SP, and updates SP to point just above the loaded data.
ARMv7 Architecture Reference Manual, p. A8-246.
The output of the ALU is connected to the top of the stack and may be saved with a "PUSH."
A8.6.123 PUSH
Push Multiple Registers stores multiple registers to the stack, storing to consecutive memory locations ending just below the address in SP, and updates SP to point to the start of the stored data.
ARMv7 Architecture Reference Manual, p. A8-249.
In the alternative, Accused Microprocessors also include an operand stack for Jazelle DBX instructions.
A2.10.2 Jazelle direct bytecode execution support
From ARMv5TEJ, the architecture requires every system to include an implementation of the Jazelle extension. The Jazelle extension provides architectural support for hardware acceleration of bytecode execution by a <i>Java Virtual Machine</i> (JVM).
ARMv7 Architecture Reference Manual, p. A2-73.

## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page11 of 148

Reads
Reads are defined as memory operations that have the semantics of a load.
<ul> <li>The memory accesses of the following instructions are reads:</li> <li>LDR, LDRB, LDRH, LDRSB, and LDRSH</li> <li>LDRT, LDRBT, LDRHT, LDRSBT, and LDRSHT</li> <li>LDREX, LDREXB, LDREXD, and LDREXH</li> <li>LDM, LDRD, POP, and RFE</li> <li>LDC, LDC2, VLDM, VLDR, VLD1, VLD2, VLD3, and VLD4</li> <li>the return of status values by STREX, STREXB, STREXD, and STREXH</li> <li>in the ARM instruction set only, SWP and SWPB</li> <li>in the Thumb instruction set only, TBB and TBH.</li> </ul>
Hardware-accelerated opcode execution by the Jazelle extension can cause a number of reads to occur, according to the state of the operand stack and the implementation of the Jazelle hardware acceleration.
Writes
Writes are defined as memory operations that have the semantics of a store.
The memory accesses of the following instructions are Writes:
STR, STRB, and STRH     STRT_STRPT_and STRHT
<ul> <li>STREX, STREXB, STREXD, and STREXH</li> <li>STM, STRD, PUSH, and SRS</li> <li>STC, STC2, VSTM, VSTR, VST1, VST2, VST3, and VST4</li> </ul>
<ul> <li>In the AKM instruction set only, SWP and SWPB.</li> <li>Hardware-accelerated opcode execution by the Jazelle extension can cause a number of writes to occur, according to the state of the operand stack and the implementation of the Jazelle hardware acceleration.</li> <li>ARMv7 Architecture Reference Manual, p. A3-42</li> </ul>
$\frac{1}{1} + \frac{1}{1} + \frac{1}$

	The operand stack contains a top item register and a next item register connected to provide inputs to the ALU and the output of the ALU is connected to the top item register. The first four elements of the stack are held in the register file in registers R0-R3. The stack pointer is held in register R6.
	In Java State, the processor assigns several ARM registers to functions specific to the Java machine (e.g., R6= stack pointer, R0-R3= top elements of stack, R4=local variable 0). This hardware reuse contributes to the small size of the additional logic (12k gates) required to implement the Java machine, and keeps all of the state required by the Jazelle extension in ARM registers, In addition, it ensures compatibility with existing operating systems, interrupt handlers and exception code.
	ARM White Paper, Accelerating to Meet the Challenges of Embedded Java <sup>TM</sup> [TPLBN051478-TPLBN051482] at 3.
	Plaintiffs contend that this claim element is literally present as described above. In the event that this claim element is not found to be literally present, Plaintiffs contend that the above identified stacks are equivalent to "a first push down stack with a top item register and a next item register, connected to provide inputs to said arithmetic logic unit, an output of said arithmetic logic unit being connected to said top item register" and any differences are insubstantial. In particular, the stacks perform the same function ( <i>i.e.</i> , provide input and output to the ALU), in substantially the same way ( <i>i.e.</i> , by providing a last-in, first-out data structure), and have the same result ( <i>i.e.</i> , the ALU performs operations on inputs and provides output).
said top item register also being connected to provide inputs to an internal data bus,	The top item in the stack of an ARM core is connected to provide input to an internal data bus by using a "POP" which loads it into a register.

## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page13 of 148

A8.6.122 POP
Pop Multiple Registers loads multiple registers from the stack, loading from consecutive memory locations starting at the address in SP, and updates SP to point just above the loaded data.
ARMv7 Architecture Reference Manual, p. A8-246.
The top item of the stack is also located in the data cache within the "memory system."
On information and belief, the register file provides inputs to and is bidirectionally connected to internal buses (e.g., L3 Interconnect, AXI/AHB Bus, Applications/System Fabric)



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page15 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page16 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page17 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page18 of 148



# EXHIBIT E-2 - CLAIM CHART FOR INFRINGEMENT OF U.S. PATENT NO. 5,530,890 By Samsung

Т

	Plaintiffs contend that this claim element is literally present as described above. In the event that this claim element is not found to be literally present, Plaintiffs contend that the above identified buses, either alone or in combination, are equivalent to "an internal data bus" and any differences are insubstantial. In particular, the buses perform the same function ( <i>i.e.</i> , provide data connections between the ALU, memory, and registers), in substantially the same way ( <i>i.e.</i> , by connecting them electrically), and have the same result ( <i>i.e.</i> , the various connected components transmit data between them).	
said internal data bus being	The ARM core contains general purpose registers.	
bidirectionally connected to a loop counter,	For example, in ARMv7 cores there are thirteen general purpose registers R0-R12.	
	A2.3 ARM core registers	
	<ul> <li>In the application level view, an ARM processor has:</li> <li>thirteen general-purpose32-bit registers, R0 to R12</li> <li>three 32-bit registers, R13 to R15, that sometimes or always have a special use.</li> <li>Registers R13 to R15 are usually referred to by names that indicate their special uses:</li> </ul>	
	ARMv7 Architecture Reference Manual, p. A8-246.	
	Any of the general purpose registers is a loop counter when the register is incremented or decremented and is combined with a conditional branch instruction.	
	The second half of the addressing mode mnemonics stands for the stack type you can implement with that address mode: Full Descending, Empty Descending, Full Ascending, and Empty Ascending, With a full stack, <i>Rn</i> points to the last stacked value; with an empty stack, <i>Rn</i> points to the first unused stack location. ARM stacks are usually full descending.	
	ARM System Developer's Guide, A. N. Sloss, Morgan Kaufmann [TPLBN052655- TPLBN053357 p. 585.	

Г



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page21 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page22 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page23 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page24 of 148



# Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page25 of 148

a decrementer,	counter, the loop counter is connected to an ALU or an adder, which serves as a decrementer.	
	For example, in ARMv7 cores there are thirteen general purpose registers R0-R12.	
	A2.3 ARM core registers	
	<ul> <li>In the application level view, an ARM processor has:</li> <li>thirteen general-purpose32-bit registers, R0 to R12</li> <li>three 32-bit registers, R13 to R15, that sometimes or always have a special use.</li> </ul> Registers R13 to R15 are usually referred to by names that indicate their special uses:	
	ADM:/7 Anshitesture Deference Menuel n. AS 246	
	AKMV/ Architecture Reference Manual, p. A8-246.	
	Any of the general purpose registers is a loop counter when the register is incremented or decremented and is combined with a conditional branch instruction.	
	The second half of the addressing mode mnemonics stands for the stack type you can implement with that address mode: Full Descending, Empty Descending, Full Ascending, and Empty Ascending, With a full stack, <i>Rn</i> points to the last stacked value; with an empty stack, <i>Rn</i> points to the first unused stack location. ARM stacks are usually full descending.	
	ARM System Developer's Guide, A. N. Sloss, Morgan Kaufmann [TPLBN052655- TPLBN053357 p. 585.	
	The register file provides inputs to and is bidirectionally connected to internal buses (e.g., L3 Interconnect, AXI/AHB Bus, Applications/System Fabric).	



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page27 of 148

SP, the Stack Pointer         Register R13 is used as a pointer to the active stack.         In Thumb code, most instructions cannot access SP. The only instructions that can access SP are those designed to use SP as a stack pointer.         The use of SP for any purpose other than as a stack pointer is deprecated.         ARM Architecture Reference Manual - ARMv7-A and ARMv7-R p. A2         On information and belief, the Register File of each Accused Microproce connected to the data bus. The Register File includes Register R13, also stack pointer, which points to the active stack and Register R14, also known and the stack of the top of the term.	-11 essor is bidirectionally known as SP or the own as LR, the Link
Register, which contains an identical memory address as the top of the re	own as LR, the Link eturn stack.

## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page28 of 148

SP, the Stack Pointer
Register R13 is used as a pointer to the active stack.
In Thumb code, most instructions cannot access SP. The only instructions that can access SP are those designed to use SP as a stack pointer.
The use of SP for any purpose other than as a stack pointer is deprecated.
Note
Using SP for any purpose other than as a stack pointer is likely to break the requirements of operating systems, debuggers, and other software systems, causing them to malfunction.
LR, the Link Register
Register R14 is used to store the return address from a subroutine. At other times, LR can be used for other purposes.
When a BL or BLX instruction performs a subroutine call, LR is set to the subroutine return address. To perform a subroutine return, copy LR back to the program counter. This is typically done in one of two ways, after entering the subroutine with a BL or BLX instruction:
<ul> <li>Return with a BX LR instruction.</li> </ul>
<ul> <li>On subroutine entry, store LR to the stack with an instruction of the form: PUSH {<registers>,LR} and use a matching instruction to return: POP {<registers>,PC}</registers></registers></li> </ul>
ThumbEE checks and handler calls use LR in a similar way. For details see Chapter A9 ThumbEE.
ARMv7 Architecture Reference Manual, p. A2-11.
On information and belief, one or more instruction registers receive instructions from the instruction cache.

## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page29 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page30 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page31 of 148

Instruction fetch
The instruction fetch unit fetches instructions from the L1 instruction cache and delivers up to three instructions per cycle to the instruction decode unit. It supports dynamic and static branch prediction. The instruction fetch unit includes:
<ul> <li>L1 instruction cache that is a 32KB 2-way set-associative cache with 64 bytes cache line and optional parity protection per 16-bits.</li> </ul>
<ul> <li>2-level dynamic predictor with BTB for fast target generation.</li> </ul>
Return stack.
Static branch predictor.
Indirect predictor.
<ul> <li>32-entry fully-associative L1 instruction TLB.</li> </ul>
Cortex-A15 MPCore Processor Technical Reference Manual p. 2-3.
The ARM core contains a number of mode registers within its system control coprocessors. <i>See, e.g.</i> , Cortex-A9 Technical Reference Manual Ch. 4; Cortex-A15 MPCore Processor Technical Reference Manual Ch. 4.
On information and belief, the register file provides inputs to and is bidirectionally connected to internal buses (e.g., L3 Interconnect, AXI/AHB Bus, Applications/System Fabric.
<ul> <li>three instructions per cycle to the instruction decode unit. It supports dynamic and static branch prediction. The instruction fetch unit includes: <ul> <li>L1 instruction cache that is a 32KB 2-way set-associative cache with 64 bytes cache line and optional parity protection per 16-bits.</li> <li>2-level dynamic predictor with BTB for fast target generation.</li> <li>Return stack.</li> <li>Static branch predictor.</li> <li>Indirect predictor.</li> <li>32-entry fully-associative L1 instruction TLB.</li> </ul> </li> <li>Cortex-A15 MPCore Processor Technical Reference Manual p. 2-3.</li> <li>The ARM core contains a number of mode registers within its system control coprocessors. <i>See, e.g.,</i> Cortex-A9 Technical Reference Manual Ch. 4; Cortex-A15 MPCore Processor Technical Reference Manual</li></ul>



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page33 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page34 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page35 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page36 of 148


	In Java State, the processor assigns several ARM registers to functions specific to the Java machine (e.g., R6= stack pointer, R0-R3= top elements of stack, R4=local variable 0). This hardware reuse contributes to the small size of the additional logic (12k gates) required to implement the Java machine, and keeps all of the state required by the Jazelle extension in ARM registers, In addition, it ensures compatibility with existing operating systems, interrupt handlers and exception code. ARM White Paper, Accelerating to Meet the Challenges of Embedded Java <sup>TM</sup> at 3.
said internal data bus being connected to a memory controller, to a Y register of a return push down stack, an X register and a program counter,	On information and belief, the internal buses of the Accused Microprocessors are connected to a memory controller.

### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page38 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page39 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page40 of 148







## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page43 of 148

PC, the Program Counter
Register R15 is the program counter:
<ul> <li>When executing an ARM instruction, PC reads as the address of the current instruction plus 8.</li> </ul>
<ul> <li>When executing a Thumb instruction, PC reads as the address of the current instruction plus 4.</li> </ul>
<ul> <li>Writing an address to PC causes a branch to that address.</li> </ul>
In Thumb code, most instructions cannot access PC.
ARMv7 Architecture Reference Manual, p. A2-11.

## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page44 of 148





## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page46 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page47 of 148

	When executing Jazelle instructions, register R4 may be used as an X register.
	In Java State, the processor assigns several ARM registers to functions specific to the Java machine (e.g., R6= stack pointer, R0-R3= top elements of stack, R4=local variable 0). This hardware reuse contributes to the small size of the additional logic (12k gates) required to implement the Java machine, and keeps all of the state required by the Jazelle extension in ARM registers, In addition, it ensures compatibility with existing operating systems, interrupt handlers and exception code. ARM White Paper, Accelerating to Meet the Challenges of Embedded Java <sup>TM</sup> at 3.
said Y register, X register and program counter providing outputs	On information and belief, the program counter, X register, and Y register provide outputs to the internal buses of the Accused Microprocessors.
to an internal address bus,	Plaintiff contends that this claim element is literally present. However, in the event that this claim element is not found to be literally present, Plaintiffs contend that the above identified buses, either alone or in combination, are equivalent to "an internal address bus" and any differences are insubstantial. In particular, the buses perform the same function ( <i>i.e.</i> , provide a means to communicate addresses between the ALU, memory, and registers), in substantially the same way ( <i>i.e.</i> , by connecting them electrically), and have the same result ( <i>i.e.</i> , the various connected components transmit addresses to each other).
said internal address bus providing inputs to said memory controller and to an incrementer,	On information and belief, the internal buses of the Accused Microprocessors provide inputs to the memory controller to provide access to RAM. In the case that the Program Counter, X register, or Y register holds an address pointing to external memory, the internal buses provides the address to the memory controller.
	The internal buses also provide input to an incrementer.

## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page48 of 148

	T == 0       32-bit instructions are fetched (and the PC is incremented by four) and are executed as ARM instructions.         T == 1       16-bit instructions are fetched (and the PC is incremented by two) and are executed as Thumb instructions.         See ARM Architecture Reference Manual at A6-2 .
	A3.1.1 Address incrementing and address space overflow
	When a processor performs normal sequential execution of instructions, it effectively calculates:
	(address_of_current_instruction) + (size_of_executed_instruction)
	after each instruction to determine which instruction to execute next.
	Note
	The size of the executed instruction depends on the current instruction set, and might depend on the instruction executed.
	If this address calculation overflows the top of the address space, the result is UNPREDICTABLE. In other words, a program must not rely on sequential execution of the instruction at address 0x00000000 after the instruction at address:
	• 0xFFFFFFC, when a 4-byte instruction is executed
	<ul> <li>0xFFFFFFE, when a 2-byte instruction is executed</li> <li>0xEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE</li></ul>
	- oxitititi, when a single byte instruction is executed.
	ARMv7 Technical Reference Manual p. A3-2
said incrementer being connected to said internal data bus,	On information and belief, the incrementer is connected to the internal buses in order to increment the instruction address.
	The internal buses also provide input to an incrementer.

## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page49 of 148

	T == 0 32-bit instructions are fetched (and the PC is incremented by four) and are executed as ARM instructions.
	T == 1 16-bit instructions are fetched (and the PC is incremented by two) and are executed as Thumb instructions.
	See ARM Architecture Reference Manual at A6-2.
	A3.1.1 Address incrementing and address space overflow
	When a processor performs normal sequential execution of instructions, it effectively calculates:
	(address_of_current_instruction) + (size_of_executed_instruction)
	after each instruction to determine which instruction to execute next.
	Note
	The size of the executed instruction depends on the current instruction set, and might depend on the instruction executed.
	If this address calculation overflows the top of the address space, the result is UNPREDICTABLE. In other words, a program must not rely on sequential execution of the instruction at address 0x00000000 after the instruction at address:
	• <b>0xFFFFFFF</b> , when a 4-byte instruction is executed
	<ul> <li>0xFFFFFFE, when a 2-byte instruction is executed</li> <li>0xEFEFEFEE, when a single byte instruction is executed</li> </ul>
	• • • • • • • • • • • • • • • • • • •
	ARMv7 Technical Reference Manual p. A3-2
said direct memory access central processing unit providing inputs to said memory controller,	On information and belief, the other central processing units of the Accused Microprocessors provide inputs to the memory controller.

## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page50 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page51 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page52 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page53 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page54 of 148



### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page55 of 148



### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page56 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page57 of 148

1.4.2 Memory Subsystem
Exynos 5250 provides the leading memory bandwidth for mobile applications.
<ul> <li>Mobile DDR3 (LPDDR3) Interface         <ul> <li>Two ports x32 data bus with 800 MHz per pin, double data rate (DDR)</li> <li>1.2 V interface voltage</li> <li>Density: Maximum 4 GB by memory map limit, Recommend: Maximum 2 memory dice per port.</li> </ul> </li> <li>NOTE: The max number of column address bits is 10.</li> </ul>
Mobile DDR2 (LPDDR2) interface
<ul> <li>Two ports x32 data bus with 533 MHz per pin and double data rate (DDR)</li> <li>1.2 V interface voltage</li> <li>Density: Maximum 4 GB by memory map limit, Recommend: Maximum 2 memory dice per port.</li> </ul> NOTE: The max number of column address bits is 10.
<ul> <li>DDR3/DDR3L Interface         <ul> <li>Two ports x32 data bus with 800 MHz per pin and double data rate (DDR)</li> <li>1.5 V/1.35 V interface voltage</li> <li>Density: Maximum 4 GB by memory map limit, Recommend: Maximum 2 memory dice per port.</li> </ul> </li> <li>NOTE: The max number of column address bits is 10.</li> </ul>
<ul> <li>eMMC and SD card interface</li> <li>One channel 8-bit eMMC4.5 (1.8 V only)</li> <li>One channel 4-bit SD3.0 (1.8 V only)</li> <li>Two channel eMMC4.3/SD2.0 3.3 V/1.8 V interface voltage</li> <li>EF-NAND3.0 interface</li> <li>Two ports x8-bit data bus with up to 200 MHz per pin and double data rate (DDR)</li> <li>Embedded internal ROM booting: The system does not need a booting device</li> </ul>
Exynos 5 Dual Reference Manual, p. 1-8.

## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page58 of 148



Claim 7	
The microprocessor of claim 1	
additionally comprising a ring oscillator variable speed system clock connected to said main central processing unit, said main central processing unit and said ring oscillator variable speed system clock being provided in a single	On information and belief, in each Accused Microprocessor, the PLL clocking the CPU includes a Voltage Controlled Oscillator (VCO) or a Current Controlled Oscillator (ICO), which is a <b>ring oscillator</b> , having a multiple, odd number of inversions arranged in a loop, wherein the oscillator is variable based on the temperature, voltage and process parameters in the environment. <i>See</i> <u>http://en.wikipedia.org/wiki/Ring_oscillator</u> .

## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page59 of 148





The TI OMAP4 family of processors is also implemented in 45 nm CMOS technology: "The OMAP4470 high-performance multimedia application device is based on enhanced OMAP architecture and uses 45-nm technology." TPLBN043746 (OMAP4470 Technical Ref Manual). <i>See also</i> TPLBN037535 (OMAP4430 Tech Ref Manual).
Furthermore, on information and belief, each of the OMAP3 and OMAP4 chips at issue contains a DPLL that outputs a clock signal for the MPU. Within each of these DPLLs is either a single-ended or differential ring oscillator. This component of the PLL generates an oscillation ( <i>i.e.</i> , a clock signal). The ring oscillator is able to produce an oscillation due to the presence of an odd number of inversions arranged in a loop. <i>See also HTC Corporation v. Technology Properties Limited</i> , 08-cv-00882-PSG, Trial Tr. 341:13-347:1, 333:20-374:16 (Haroun testimony).
On information and belief, the only input to the ring oscillators in the OMAP3 and OMAP4 chips is a current. In addition, while the bias DAC ("digital to analog converter") in the DPLL may receive a digital word, it does not pass this control signal on to the ring oscillator. Indeed, without the bias component of the PLL, the ring oscillators in the OMAP chips would still output an oscillation. Barring the application of dividers to the ring oscillator's output, the only way to change the frequency of the ring oscillator is to change the input current. In other words, the ring oscillator will always generate a clock signal as long as a current is applied to it.

#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page62 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page63 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page64 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page65 of 148



### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page66 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page67 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page68 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page69 of 148



### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page70 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page71 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page72 of 148


# Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page73 of 148

	Claim 11
A microprocessor, which comprises	On information and belief, each Accused Product listed in the attached list of Accused Products (Ex. A) contains a microprocessor ("Accused Microprocessors"). <i>See</i> Ex. A for listings of microprocessors in the Accused Products, information obtained from <u>http://www.phonescoop.com/; http://pdadb.net/; http://www.gsmarena.com/</u> . Each microprocessor is an electronic circuit that interprets and executes programmed instructions.
a main central processing unit and	As discussed in the attached list of Accused Products, the Accused Microprocessors contain a first ARM core. <i>See also</i> , <u>http://en.wikipedia.org/wiki/Qualcomm_Snapdragon;</u> http://en.wikipedia.org/wiki/Exynos; <u>http://en.wikipedia.org/wiki/OMAP</u> .
a separate direct memory access central processing unit in a single integrated circuit comprising said microprocessor,	On information and belief, the Accused Microprocessors contain a second central processing unit separate from the first ARM core. On information and belief, the second central processing unit is able to access memory and fetch and execute instructions separately and independently of the main central processing unit. For example, many of the Accused Microprocessors are multicore processors that contain more than one ARM core.

### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page74 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page75 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page76 of 148



### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page77 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page78 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page79 of 148

	that the ALU within the CPU performs arithmetic and logic operations on data.	
	In addition, the ARM architecture provides:	
	<ul> <li>control over both the Arithmetic Logic Unit (ALU) and shifter in most data-processing instructions to maximize the use of an ALU and a shifter</li> </ul>	
	ARMv7 Architecture Reference Manual [TPLBN051517-TPLBN052654], p. A	A1-2.
	Arithmetic/logic instructions	
	The following arithmetic/logic instructions share a common instruction format. These perform an arithmetic	
	or logical operation on up to two source operands, and write the result to a destination register. They can also optionally update the condition code flags, based on the result.	
	ARM Architecture Reference Manual, p. A1-7	
a first push down stack with a top	The ARM architecture defines how an ARM core must operate. ARM Architecture defines how an ARM core must operate.	ctures,
item register and a next item register, connected to provide inputs to said	Processors, and Devices, pp. 1-3 The ARMv7-A architecture is backwards com ARMv6 architecture. ARM Architectures. Processors, and Devices, p. 1-3, 1-4	patible with the
arithmetic logic unit, an output of	The APM instruction provides control over the Arithmetic Logic Unit (ALU) a	nd confirms
said arithmetic logic unit being	that the ALU within the CPU performs arithmetic and logic operations on data.	
connected to said top item register,	In addition, the ARM architecture provides:	
	<ul> <li>control over both the Arithmetic Logic Unit (ALU) and shifter in most data-processing instructions to maximize the use of an ALU and a shifter</li> </ul>	
	ARM Architecture Reference Manual, p. A1-2.	
	Arithmetic/logic instructions	
	The following arithmetic/logic instructions share a common instruction format. These perform an arithmetic	
	or logical operation on up to two source operands, and write the result to a destination register. They can also optionally update the condition code flags, based on the result.	
	Architecture Reference Manual, p. A1-7.	АКМ
	The Arithmetic Logic Unit (ALU) derives its two inputs from the 'Top item' (R item' (Rm) of the 'Push Down Stack' from the 'General Purpose Registers' (the I for items placed there by stack operations) and directs its output (Rd) back to the	n) and the 'Next holding place he 'General

### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page80 of 148

Purpose Regi	sters'.
Assembler	syntax
<mark>ADC{S}</mark> <c><q></q></c>	{ <rd>,} <rn>, <rm>, <type> <rs></rs></type></rm></rn></rd>
where:	
S	If S is present, the instruction updates the flags. Otherwise, the flags are not updated.
<d><q></q></d>	See Standard assembler syntax fields on page A8-7.
<rd></rd>	The destination register.
<rn></rn>	The first operand register,
<rm></rm>	The register that is shifted and used as the second operand.
<type></type>	The type of shift to apply to the value read from <rm>. It must be one of:ASRArithmetic shift right, encoded as type = 0b10LSLLogical shift left, encoded as type = 0b00LSRLogical shift right, encoded as type = 0b01RORRotate right, encoded as type = 0b11.</rm>
<rs></rs>	The register whose bottom byte contains the amount to shift by.
The pre-UAL :	syntax ADC <c>S is equivalent to ADCS<c>.</c></c>
ARMv7 Arch	nitecture Reference Manual, p. A8-19.
The Register pointer to the	File includes register R13, also known as SP or the Stack pointer, which is a - active stack.
SP, the Stack	Pointer
	Register R13 is used as a pointer to the active stack.
	In Thumb code, most instructions cannot access SP. The only instructions that can access SP are those designed to use SP as a stack pointer.
	The use of SP for any purpose other than as a stack pointer is deprecated.

## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page81 of 148

ARMv7 Architecture Reference Manual, p. A2-11.
The top two items in the stack are connected to provide inputs into the ALU by using a "POP".
A8.6.122 POP
Pop Multiple Registers loads multiple registers from the stack, loading from consecutive memory locations starting at the address in SP, and updates SP to point just above the loaded data.
ARMv7 Architecture Reference Manual, p. A8-246.
The output of the ALU is connected to the top of the stack and may be saved with a "PUSH."
A8.6.123 PUSH
Push Multiple Registers stores multiple registers to the stack, storing to consecutive memory locations ending just below the address in SP, and updates SP to point to the start of the stored data.
ARMv7 Architecture Reference Manual, p. A8-249.
In the alternative, the Accused Microprocessors also include an operand stack for Jazelle DBX instructions.
A2.10.2 Jazelle direct bytecode execution support
From ARMv5TEJ, the architecture requires every system to include an implementation of the Jazelle extension. The Jazelle extension provides architectural support for hardware acceleration of bytecode execution by a <i>Java Virtual Machine</i> (JVM).
ARMv7 Architecture Reference Manual, p. A2-73.

## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page82 of 148

Reads
Reads are defined as memory operations that have the semantics of a load.
<ul> <li>The memory accesses of the following instructions are reads:</li> <li>LDR, LDRB, LDRH, LDRSB, and LDRSH</li> <li>LDRT, LDRBT, LDRHT, LDRSBT, and LDRSHT</li> <li>LDREX, LDREXB, LDREXD, and LDREXH</li> <li>LDM, LDRD, POP, and RFE</li> <li>LDC, LDC2, VLDM, VLDR, VLD1, VLD2, VLD3, and VLD4</li> <li>the return of status values by STREX, STREXB, STREXD, and STREXH</li> <li>in the ARM instruction set only, SWP and SWPB</li> <li>in the Thumb instruction set only, TBB and TBH.</li> </ul>
Hardware-accelerated opcode execution by the Jazelle extension can cause a number of reads to occur, according to the state of the operand stack and the implementation of the Jazelle hardware acceleration.
Writes
Writes are defined as memory operations that have the semantics of a store.
The memory accesses of the following instructions are Writes:
STR, STRB, and STRH     STRT_STRPT_and STRHT
<ul> <li>STREX, STREXB, STREXD, and STREXH</li> <li>STM, STRD, PUSH, and SRS</li> <li>STC, STC2, VSTM, VSTR, VST1, VST2, VST3, and VST4</li> </ul>
<ul> <li>In the AKM instruction set only, SWP and SWPB.</li> <li>Hardware-accelerated opcode execution by the Jazelle extension can cause a number of writes to occur, according to the state of the operand stack and the implementation of the Jazelle hardware acceleration.</li> <li>ARMv7 Architecture Reference Manual, p. A3-42</li> </ul>
1 $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$

	The operand stack contains a top item register and a next item register connected to provide inputs to the ALU and the output of the ALU is connected to the top item register. The first four elements of the stack are held in the register file in registers R0-R3. The stack pointer is held in register R6.
	In Java State, the processor assigns several ARM registers to functions specific to the Java machine (e.g., R6= stack pointer, R0-R3= top elements of stack, R4=local variable 0). This hardware reuse contributes to the small size of the additional logic (12k gates) required to implement the Java machine, and keeps all of the state required by the Jazelle extension in ARM registers, In addition, it ensures compatibility with existing operating systems, interrupt handlers and exception code.
	ARM White Paper, Accelerating to Meet the Challenges of Embedded Java <sup>TM</sup> at 3.
	Plaintiffs contend that this claim element is literally present as described above. In the event that this claim element is not found to be literally present, Plaintiffs contend that the above identified stacks are equivalent to "a first push down stack with a top item register and a next item register, connected to provide inputs to said arithmetic logic unit, an output of said arithmetic logic unit being connected to said top item register" and any differences are insubstantial. In particular, the stacks perform the same function ( <i>i.e.</i> , provide input and output to the ALU), in substantially the same way ( <i>i.e.</i> , by providing a last-in, first-out data structure), and have the same result ( <i>i.e.</i> , the ALU performs operations on inputs and provides output).
said top item register also being connected to provide inputs to an internal data bus,	The top item in the stack of an ARM core is connected to provide input to an internal data bus by using a "POP" which loads it into a register.

### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page84 of 148

A8.6.122 POP
Pop Multiple Registers loads multiple registers from the stack, loading from consecutive memory locations starting at the address in SP, and updates SP to point just above the loaded data.
ARMv7 Architecture Reference Manual, p. A8-246.
The top item of the stack is also located in the data cache within the "memory system."
On information and belief, the register file provides inputs to and is bidirectionally connected to internal buses (e.g., L3 Interconnect, AXI/AHB Bus, Applications/System Fabric)



### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page86 of 148



### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page87 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page88 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page89 of 148



## EXHIBIT E-2 - CLAIM CHART FOR INFRINGEMENT OF U.S. PATENT NO. 5,530,890 By Samsung

Т

	Plaintiffs contend that this claim element is literally present as described above. In the event that this claim element is not found to be literally present, Plaintiffs contend that the above identified buses, either alone or in combination, are equivalent to "an internal data bus" and any differences are insubstantial. In particular, the buses perform the same function ( <i>i.e.</i> , provide data connections between the ALU, memory, and registers), in substantially the same way ( <i>i.e.</i> , by connecting them electrically), and have the same result ( <i>i.e.</i> , the various connected components transmit data between them).
said internal data bus being	The ARM core contains general purpose registers.
bidirectionally connected to a loop counter,	For example, in ARMv7 cores there are thirteen general purpose registers R0-R12.
	A2.3 ARM core registers
	<ul> <li>In the application level view, an ARM processor has:</li> <li>thirteen general-purpose32-bit registers, R0 to R12</li> <li>three 32-bit registers, R13 to R15, that sometimes or always have a special use.</li> <li>Registers R13 to R15 are usually referred to by names that indicate their special uses:</li> </ul>
	ARMv7 Architecture Reference Manual, p. A8-246.
	Any of the general purpose registers is a loop counter when the register is incremented or decremented and is combined with a conditional branch instruction.
	The second half of the addressing mode mnemonics stands for the stack type you can implement with that address mode: Full Descending, Empty Descending, Full Ascending, and Empty Ascending, With a full stack, <i>Rn</i> points to the last stacked value; with an empty stack, <i>Rn</i> points to the first unused stack location. ARM stacks are usually full descending.
	ARM System Developer's Guide, A. N. Sloss, Morgan Kaufmann [TPLBN052655- TPLBN053357 p. 585.



### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page92 of 148



### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page93 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page94 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page95 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page96 of 148

a decrementer,	counter, the loop counter is connected to an ALU or an adder, which serves as a decrementer.
	For example, in ARMv7 cores there are thirteen general purpose registers R0-R12.
	A2.3 ARM core registers
	<ul> <li>In the application level view, an ARM processor has:</li> <li>thirteen general-purpose32-bit registers, R0 to R12</li> <li>three 32-bit registers, R13 to R15, that sometimes or always have a special use.</li> </ul> Registers R13 to R15 are usually referred to by names that indicate their special uses:
	ADM:/7 Anshitesture Deference Menuel n. AS 246
	AKMV/ Architecture Reference Manual, p. A8-246.
	Any of the general purpose registers is a loop counter when the register is incremented or decremented and is combined with a conditional branch instruction.
	The second half of the addressing mode mnemonics stands for the stack type you can implement with that address mode: Full Descending, Empty Descending, Full Ascending, and Empty Ascending, With a full stack, <i>Rn</i> points to the last stacked value; with an empty stack, <i>Rn</i> points to the first unused stack location. ARM stacks are usually full descending.
	ARM System Developer's Guide, A. N. Sloss, Morgan Kaufmann [TPLBN052655- TPLBN053357 p. 585.
	The register file provides inputs to and is bidirectionally connected to internal buses (e.g., L3 Interconnect, AXI/AHB Bus, Applications/System Fabric).



### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page98 of 148

### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page99 of 148

SP, the Stack Pointer
Register R13 is used as a pointer to the active stack.
In Thumb code, most instructions cannot access SP. The only instructions that can access SP are those designed to use SP as a stack pointer.
The use of SP for any purpose other than as a stack pointer is deprecated.
Note
Using SP for any purpose other than as a stack pointer is likely to break the requirements of operating systems, debuggers, and other software systems, causing them to malfunction.
LR, the Link Register
Register R14 is used to store the return address from a subroutine. At other times, LR can be used for other purposes.
When a BL or BLX instruction performs a subroutine call, LR is set to the subroutine return address. To perform a subroutine return, copy LR back to the program counter. This is typically done in one of two ways, after entering the subroutine with a BL or BLX instruction:
<ul> <li>Return with a BX LR instruction.</li> </ul>
<ul> <li>On subroutine entry, store LR to the stack with an instruction of the form: PUSH {<registers>,LR}</registers></li> <li>and use a matching instruction to return;</li> </ul>
POP { <reqisters>,PC}</reqisters>
ThumbEE checks and handler calls use LR in a similar way. For details see Chapter A9 ThumbEE.
ARMv7 Architecture Reference Manual, p. A2-11.
On information and belief, one or more instruction registers receive instructions from the instruction cache.

### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page100 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page101 of 148



### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page102 of 148

Instruction fetch
The instruction fetch unit fetches instructions from the L1 instruction cache and delivers up to three instructions per cycle to the instruction decode unit. It supports dynamic and static branch prediction. The instruction fetch unit includes:
<ul> <li>L1 instruction cache that is a 32KB 2-way set-associative cache with 64 bytes cache line and optional parity protection per 16-bits.</li> </ul>
<ul> <li>2-level dynamic predictor with BTB for fast target generation.</li> </ul>
Return stack.
Static branch predictor.
Indirect predictor.
<ul> <li>32-entry fully-associative L1 instruction TLB.</li> </ul>
Cortex-A15 MPCore Processor Technical Reference Manual p. 2-3.
The ARM core contains a number of mode registers within its system control coprocessors. <i>See, e.g.</i> , Cortex-A9 Technical Reference Manual Ch. 4; Cortex-A15 MPCore Processor Technical Reference Manual Ch. 4.
On information and belief, the register file provides inputs to and is bidirectionally connected to internal buses (e.g., L3 Interconnect, AXI/AHB Bus, Applications/System Fabric.
<ul> <li>three instructions per cycle to the instruction decode unit. It supports dynamic and static branch prediction. The instruction fetch unit includes: <ul> <li>L1 instruction cache that is a 32KB 2-way set-associative cache with 64 bytes cache line and optional parity protection per 16-bits.</li> <li>2-level dynamic predictor with BTB for fast target generation.</li> <li>Return stack.</li> <li>Static branch predictor.</li> <li>Indirect predictor.</li> <li>32-entry fully-associative L1 instruction TLB.</li> </ul> </li> <li>Cortex-A15 MPCore Processor Technical Reference Manual p. 2-3.</li> <li>The ARM core contains a number of mode registers within its system control coprocessors. <i>See, e.g.,</i> Cortex-A9 Technical Reference Manual Ch. 4; Cortex-A15 MPCore Processor Technical Reference Manual</li></ul>



### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page104 of 148



# Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page105 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page106 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page107 of 148



	In Java State, the processor assigns several ARM registers to functions specific to the Java machine (e.g., R6= stack pointer, R0-R3= top elements of stack, R4=local variable 0). This hardware reuse contributes to the small size of the additional logic (12k gates) required to implement the Java machine, and keeps all of the state required by the Jazelle extension in ARM registers, In addition, it ensures compatibility with existing operating systems, interrupt handlers and exception code. ARM White Paper, Accelerating to Meet the Challenges of Embedded Java <sup>TM</sup> at 3.
said stack pointer pointing into said	The stack pointer points to the stack.
first push down stack,	SP, the Stack Pointer
	Register R13 is used as a pointer to the active stack.
	In Thumb code, most instructions cannot access SP. The only instructions that can access SP are those designed to use SP as a stack pointer.
	The use of SP for any purpose other than as a stack pointer is deprecated.
	Note
	Using SP for any purpose other than as a stack pointer is likely to break the requirements of operating systems, debuggers, and other software systems, causing them to malfunction.
	ARMv7 Architecture Reference Manual, p. A2-11.
	When executing Jazelle instructions, the pointer in R6 points to the stack.
	In Java State, the processor assigns several ARM registers to functions specific to the Java machine (e.g., R6= stack pointer, R0-R3= top elements of stack, R4=local variable 0). This hardware reuse contributes to the small size of the additional logic (12k gates) required to implement the Java machine, and keeps all of the state required by the Jazelle extension in ARM registers, In addition, it ensures compatibility with existing operating systems, interrupt handlers and exception code. ARM White Paper, Accelerating to Meet the Challenges of Embedded Java <sup>™</sup> at 3.
--	--
said internal data bus being connected to a memory controller, to a Y register of a return push down stack, an X register and a program counter,	On information and belief, the internal buses of the Accused Microprocessors are connected to a memory controller.

#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page110 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page111 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page112 of 148







## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page115 of 148

PC, the Program Counter
Register R15 is the program counter:
<ul> <li>When executing an ARM instruction, PC reads as the address of the current instruction plus 8.</li> </ul>
<ul> <li>When executing a Thumb instruction, PC reads as the address of the current instruction plus 4.</li> </ul>
<ul> <li>Writing an address to PC causes a branch to that address.</li> </ul>
In Thumb code, most instructions cannot access PC.
ARMv7 Architecture Reference Manual, p. A2-11.

#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page116 of 148





# Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page118 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page119 of 148

	When executing Jazelle instructions, register R4 may be used as an X register.
	In Java State, the processor assigns several ARM registers to functions specific to the Java machine (e.g., R6= stack pointer, R0-R3= top elements of stack, R4=local variable 0). This hardware reuse contributes to the small size of the additional logic (12k gates) required to implement the Java machine, and keeps all of the state required by the Jazelle extension in ARM registers, In addition, it ensures compatibility with existing operating systems, interrupt handlers and exception code. ARM White Paper, Accelerating to Meet the Challenges of Embedded Java <sup>TM</sup> at 3.
said Y register, X register and program counter providing outputs	On information and belief, the program counter, X register, and Y register provide outputs to the internal buses of the Accused Microprocessors.
to an internal address bus,	Plaintiff contends that this claim element is literally present. However, in the event that this claim element is not found to be literally present, Plaintiffs contend that the above identified buses, either alone or in combination, are equivalent to "an internal address bus" and any differences are insubstantial. In particular, the buses perform the same function ( <i>i.e.</i> , provide a means to communicate addresses between the ALU, memory, and registers), in substantially the same way ( <i>i.e.</i> , by connecting them electrically), and have the same result ( <i>i.e.</i> , the various connected components transmit addresses to each other).
said internal address bus providing inputs to said memory controller and to an incrementer,	On information and belief, the internal buses of the Accused Microprocessors provide inputs to the memory controller to provide access to RAM. In the case that the Program Counter, X register, or Y register holds an address pointing to external memory, the internal buses provides the address to the memory controller.
	The internal buses also provide input to an incrementer.

## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page120 of 148

	T == 0       32-bit instructions are fetched (and the PC is incremented by four) and are executed as ARM instructions.         T == 1       16-bit instructions are fetched (and the PC is incremented by two) and are executed as Thumb instructions.         See ARM Architecture Reference Manual at A6-2 .
	A3.1.1 Address incrementing and address space overflow
	When a processor performs normal sequential execution of instructions, it effectively calculates:
	(address_of_current_instruction) + (size_of_executed_instruction)
	after each instruction to determine which instruction to execute next.
	Note
	The size of the executed instruction depends on the current instruction set, and might depend on the instruction executed.
	If this address calculation overflows the top of the address space, the result is UNPREDICTABLE. In other words, a program must not rely on sequential execution of the instruction at address 0x00000000 after the instruction at address:
	• 0xFFFFFFC, when a 4-byte instruction is executed
	<ul> <li>ØxFFFFFFE, when a 2-byte instruction is executed</li> <li>ØxEEEEEEEEEEEEEEEEEEEEEEEEEE</li> </ul>
	• <b>UXFFFFFFFF</b> , when a single byte instruction is executed.
	ARMv7 Technical Reference Manual p. A3-2
said incrementer being connected to said internal data bus,	On information and belief, the incrementer is connected to the internal buses in order to increment the instruction address.
	The internal buses also provide input to an incrementer.

# Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page121 of 148

	T == 0 32-bit instructions are fetched (and the PC is incremented by four) and are executed as ARM instructions.
	T == 1 16-bit instructions are fetched (and the PC is incremented by two) and are executed as Thumb instructions.
	See ARM Architecture Reference Manual at A6-2.
	A3.1.1 Address incrementing and address space overflow
	When a processor performs normal sequential execution of instructions, it effectively calculates:
	(address_of_current_instruction) + (size_of_executed_instruction)
	after each instruction to determine which instruction to execute next.
	Note
	The size of the executed instruction depends on the current instruction set, and might depend on the instruction executed.
	If this address calculation overflows the top of the address space, the result is UNPREDICTABLE. In other words, a program must not rely on sequential execution of the instruction at address 0x0000000 after the instruction at address:
	• 0xFFFFFFFC, when a 4-byte instruction is executed
	• 0xFFFFFFE, when a 2-byte instruction is executed
	• Øx+F+F+F+F, when a single byte instruction is executed.
	ARMv7 Technical Reference Manual p. A3-2
said direct memory access central processing unit providing inputs to said memory controller,	On information and belief, the other central processing units of the Accused Microprocessors provide inputs to the memory controller.

#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page122 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page123 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page124 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page125 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page126 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page127 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page128 of 148

1.4.2 Memory Subsystem
Exynos 5250 provides the leading memory bandwidth for mobile applications.
<ul> <li>Mobile DDR3 (LPDDR3) Interface</li> <li>Two ports x32 data bus with 800 MHz per pin, double data rate (DDR)</li> <li>1.2 V interface voltage</li> <li>Density: Maximum 4 GB by memory map limit, Recommend: Maximum 2 memory dice per port.</li> </ul> NOTE: The max number of column address bits is 10.
Mobile DDR2 (LPDDR2) interface
<ul> <li>Two ports x32 data bus with 533 MHz per pin and double data rate (DDR)</li> <li>1.2 V interface voltage</li> <li>Density: Maximum 4 GB by memory map limit, Recommend: Maximum 2 memory dice per port.</li> </ul> NOTE: The max number of column address bits is 10.
<ul> <li>DDR3/DDR3L Interface</li> <li>Two ports x32 data bus with 800 MHz per pin and double data rate (DDR)</li> <li>1.5 V/1.35 V interface voltage</li> <li>Density: Maximum 4 GB by memory map limit, Recommend: Maximum 2 memory dice per port.</li> </ul>
NOTE: The max number of column address bits is 10.
<ul> <li>eMMC and SD card interface <ul> <li>One channel 8-bit eMMC4.5 (1.8 V only)</li> <li>One channel 4-bit SD3.0 (1.8 V only)</li> <li>Two channel eMMC4.3/SD2.0 3.3 V/1.8 V interface voltage</li> </ul> </li> <li>EF-NAND3.0 interface <ul> <li>Two ports x8-bit data bus with up to 200 MHz per pin and double data rate (DDR)</li> </ul> </li> <li>Embedded internal ROM booting: The system does not need a booting device</li> </ul>
Exynos 5 Dual Reference Manual, p. 1-8.

#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page129 of 148



Claim 12		
The microprocessor of claim 11		
in which said memory controller includes a multiplexing means between said central processing unit and said address/data bus, said multiplexing means being connected and configured to provide row addresses, column addresses and data on said address/data bus.	It is well known to persons of ordinary skill in the art that, due to pin limitation, DRAM memory addressing is accomplished by multiplexing the row and column addresses on the address pins. On information and belief, this is true for each of the Accused Microprocessors.	



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page131 of 148



# Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page132 of 148

Claim 13		
The microprocessor of claim 11 additionally comprising		
13. The microprocessor of claim 11 in which said memory controller includes means for fetching instructions for said central	The ARM instructio informations supplying	I cores include an external instruction fetch that draws multiple sequential ns and supplies them to the central processing unit in a single memory cycle. On on and belief the Accused Microprocessors have an apparatus for fetching and instructions in parallel.
bus, said means for fetching	A3.9.1	Introduction to caches
instructions being configured to fetch multiple sequential instructions in a single memory cycle.		<ul> <li>A cache is a block of high-speed memory that contains a number of entries, each consisting of:</li> <li>main memory address information, commonly known as a <i>tag</i></li> <li>the associated data.</li> </ul>
		Caches are used to increase the average speed of a memory access. Cache operation takes account of two principles of locality:
		Spatial locality
		An access to one location is likely to be followed by accesses to adjacent locations. Examples of this principle are:
		sequential instruction execution
		accessing a data structure.
		Reference Manual at AS-51 (105).
	A6.1	Thumb instruction set encoding
		The Thumb instruction stream is a sequence of halfword-aligned halfwords. Each Thumb instruction is either a single 16-bit halfword in that stream, or a 32-bit instruction consisting of two consecutive halfwords in that stream.
	ARMv7 I	Reference Manual at A6-2 (240).
	Executio	n stream
		The stream of instructions that would have been executed by sequential execution of the program.
	ARMv7 I	Reference Manual at Glossary-5 (2149).

Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page133 of 148

# Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page134 of 148

Claim 17		
The microprocessor of claim 11 additionally comprising		
a ring oscillator variable speed system clock connected to said main	On information and belief, the Accused Microprocessors contain a ring oscillator variable speed system clock connected to the processors on the chips.	
central processing unit, said main central processing unit and said ring oscillator variable speed system clock being provided in a single integrated circuit.	In each Accused Microprocessor, the PLL clocking the CPU includes a Voltage Controlled Oscillator (VCO) or a Current Controlled Oscillator (ICO), which is a <b>ring oscillator</b> , having a multiple, odd number of inversions arranged in a loop, wherein the oscillator is variable based on the temperature, voltage and process parameters in the environment.	
	Generally, PLLs have voltage-controlled oscillators, which are circuits capable of maintaining an alternating output. TI has published papers regarding its DPLLs confirming the use of ring oscillators. <i>See</i> BN853-0146739-40.	

#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page135 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page136 of 148



or differential ring oscillator. This component of the PLL generates an oscillation ( <i>i.e.</i> , a clock signal). The ring oscillator is able to produce an oscillation due to the presence of an odd number of inversions arranged in a loop. <i>See also HTC Corporation v. Technology Properties Limited</i> , 08-cv-00882-PSG, Trial Tr. 341:13-347:1, 333:20-374:16 (Haroun testimony).
On information and belief, the only input to the ring oscillators in the OMAP4 chips is a current. In addition, while the bias DAC ("digital to analog converter") in the DPLL may receive a digital word, it does not pass this control signal on to the ring oscillator. Indeed, without the bias component of the PLL, the ring oscillators in the OMAP chips would still output an oscillation. Barring the application of dividers to the ring oscillator's output, the only way to change the frequency of the ring oscillator is to change the input current. In other words, the ring oscillator will always generate a clock signal as long as a current is applied to it.

Claim 19	
The microprocessor of claim 11	
in which said first push down stack has a first plurality of stack elements configured as latches,	On information and belief, the first plurality of stack elements is configured as latches (register file or L1 data cache).



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page139 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page140 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page141 of 148



## Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page142 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page143 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page144 of 148


### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page145 of 148



#### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page146 of 148



### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page147 of 148



### Case3:12-cv-03877-VC Document83-3 Filed07/06/15 Page148 of 148

