







# **I. INTRODUCTION**

The intrinsic record does not evidence any clear and unambiguous surrender of claim scope regarding the "entire oscillator" phrase. Defendants' disclaimer position distorts statements made by applicants during prosecution and ignores the context in which they were made. As demonstrated herein, the prosecution history of the patent-in-suit merely reflects that applicants distinguished the claims at issue from the cited references on the basis of other claim limitations. Ultimately, Plaintiffs' construction accurately reflects the true, bargained-for meaning of the "entire oscillator" phrase.

 $\overline{Q}$ 10

1

2

3

4

5

6

7

8

# **II. ARGUMENT**

# 11

# **A. Applicants did not make the disclaimers advanced by Defendants.**

12 13 14 15 16 17 18 19 20 21 Applicants did not make the vague and broad disclaimers advanced by Defendants in their construction of "entire oscillator." To the contrary, in distinguishing over the references cited by Defendants, applicants successfully demonstrated that the references at issue did not satisfy the claim limitations of (i) an on-chip oscillator<sup>[1](#page-4-0)</sup> (ii) whose frequency varied in the same way as the CPU as a function of processing variation, operating voltage, and temperature ("PVT factors"). [2](#page-4-1) Specifically, the cited references (Magar and Sheets) disclosed either an off-chip crystal or an off-chip oscillator to generate the signal used to clock the CPU. Not only did these references fail to disclose an on-chip oscillator, but the references' oscillators would not vary according to PVT factors in the same way as the CPU. Applicants' arguments for distinguishing the claims at issue from Magar and Sheets were clearly based on limitations present in the claims themselves,

- 25
- <span id="page-4-1"></span>26 27 <sup>2</sup> For example, claim 6 recites "thus varying the processing frequency of said first plurality of electronic devices and the clock rate of said second plurality of electronic devices in the same way as *a function of parameter variation in one or more fabrication or operational parameters associated with said integrated circuit substrate*, thereby enabling said processing frequency to
- 28 track said clock rate in response to said parameter variation…." Ex. S at 2:23-30.

<span id="page-4-0"></span><sup>22</sup> 23 24 1 For example, claim 6 recites "a [CPU] *disposed upon an integrated circuit substrate*…" and "an entire oscillator *disposed upon said integrated substrate*…." See Ex. S to Declaration of Barry J. Bumgardner (hereinafter "Bumgardner Decl."), Re-examination Certificate of U.S. Pat. No. 5,809,336, 2:15-20. The parties agree that the "entire oscillator" must be "located entirely on the same semiconductor substrate as the [CPU]...."

# Case3:12-cv-03877-VC Document97 Filed08/18/15 Page6 of 22

1 2 3 4 and no disclaimers were made. Without question, applicants never made any statements prohibiting the claimed on-chip oscillator that clocks the CPU from using an off-chip crystal as a reference signal, which is what Defendants seek to exclude by sleight of hand via their overly broad and vague claim construction.

5 6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

# **1. U.S. Patent No. 4,503,500 to Magar ("Magar").**

In distinguishing the claims at issue from Magar, Defendants allege that applicants disclaimed any use of an "external crystal / clock generator" to (1) "cause clock signal oscillation" or (2) "control clock signal frequency." This position, presented previously to this and other courts, is not supported by the intrinsic record. The record is clear that applicants distinguished Magar on the basis that Magar disclosed an *external crystal* used to *generate* the clock signal supplied to the CPU. Applicants further distinguished Magar on the basis that Magar's external crystal would not vary according to PVT factors.

Figures 2 and 3 of Magar demonstrate that Magar utilizes an external crystal to generate a 20MHz clock signal. That clock signal, which has a period of 50 nanoseconds, drives the onchip "CLOCK GEN" circuitry shown below in Figure 2 and diagramed in Figure 3. Bumgardner Decl. Ex. T, U.S. Pat. No. 4,503,500 to Magar at Figs. 2a, 3, 15:23-41.



PLAINTIFFS' RESPONSIVE CLAIM CASE NOS. 3:12-CV-03865, 3870, CONSTRUCTION BRIEF 2 3876, 3877, 3880, 3881-VC (PSG)



 After receiving the 20MHz signal via pins X1 and X2, the "CLOCK GEN" circuitry in Magar divides the received signal from the crystal oscillator to create four quarter-cycle clocks seen in Q1-Q4. Ex. T at 15:23-35. These four, slower clock signals are each of a period of 200 nanoseconds (a 5MHz clock signal). In Magar, there is no on-chip oscillator that generates these 5MHz clock signals. Rather, the clock signal for the CPU is generated by the off-chip crystal.

 In distinguishing their claims from Magar, applicants relied on limitations that are expressly included in the patent claims themselves. Specifically, applicants argued that, unlike their inventions, the oscillator detailed in Magar was not on-chip. Additionally, applicants explained that Magar's off-chip crystal and the speed of Magar's CPU would not vary together according to PVT factors. See Bumgardner Decl. Ex. U, '336 Patent, File History, Response to Office Action at 3-4 (July 7, 1997). As explained in applicants remarks, crystal oscillators do not vary (or vary minimally) due to PVT factors. Notably, both the on-chip/off-chip distinction and the PVT factor variability distinction relied upon by applicants are expressly present in the claims. Neither of these distinctions is directed to the meaning of the "entire oscillator" limitation.

PLAINTIFFS' RESPONSIVE CLAIM CASE NOS. 3:12-CV-03865, 3870, CONSTRUCTION BRIEF 3 3876, 3877, 3880, 3881-VC (PSG)

# Case3:12-cv-03877-VC Document97 Filed08/18/15 Page8 of 22

1 2 3 4 In addition to the passages cited by Defendants – which when read properly show nothing more than applicants' explanation between generating a clock signal by an on-chip, electronic oscillator (as in the '336) and generating a clock signal by an off-chip crystal – applicants provided a clear, contextual meaning for their statements in the following passages:

> In making the rejection based on Magar, the examiner appears to be confusing the multiple uses and meanings of the technical term "clock." A clock is simply an electrical pulse relative to which events take place. **Conventionally, a CPU is driven by a clock that is** *generated* **by [a] crystal. The crystal might be connected directly to two pins on the CPU, as in Magar,** and be caused to oscillate by circuitry contained in the CPU with the aid of possible other external components . . .

The present invention is unique in that it applies, and can only apply, in the circumstance *where the oscillator or variable speed clock is fabricated on the same substrate as the driven device* . . . Thus in this example, the user designs the ring oscillator (clock) to oscillate at a frequency appropriate for the driven device when both the oscillator and the device are under specified fabrication and environmental parameters.

15 16 17 18 19 20 21  $22$ *Id.* at 4-5 (emphasis added). The critical difference explained by applicants in this passage is that the claimed oscillator used to generate clock signal is fabricated on the same chip as the CPU, and thus subject to the same PVT factors as the CPU. Nowhere in this explanation, or otherwise, do applicants state that the oscillator cannot utilize external reference signals (from fixed frequency sources or otherwise), such as in a PLL where an external crystal is used as a reference for the oscillator contained on the chip. This is consistent with Judge Grewal's previous finding that the prosecution history of the patent did not "impose a prohibition on all types of control." Bumgardner Decl. Ex. D, *HTC Corp. v. Technology Properties Ltd., et al.*, No. 3:08-cv-882, Dkt. No. 509 at 10 (August 21, 2013 - Claim Construction Order) (the "Grewal Markman Order").

23

5

6

7

8

9

10

11

12

13

14

- 24
- 25 26
- 27

28

rejection in light of Magar. Rather than abandon their previous arguments, applicants amended their claims to expressly require that the entire oscillator is present on the integrated circuit. This amendment clarifies the distinction that applicants were making over Magar, namely that circuitry sufficient to create a clock signal must be found on the same substrate as the CPU, thus making it subject to the same PVT factors of variability (*e.g.*, temperature). In explanation of

After making the aforementioned argument to the examiner, the applicants again faced a

PLAINTIFFS' RESPONSIVE CLAIM CASE NOS. 3:12-CV-03865, 3870, CONSTRUCTION BRIEF 4 3876, 3877, 3880, 3881-VC (PSG)

# Case3:12-cv-03877-VC Document97 Filed08/18/15 Page9 of 22

their amendment, applicants wrote:

1

2

3

4

5

6

7

8

 $\overline{Q}$ 

[T]he independent claims have been rewritten to specify that the *entire* ring oscillator variable speed system clock, variable speed clock or oscillator *be provided in the integrated circuit*, in order to sharpen the distinction over the prior art . . . *[T]he prior art circuits require an external crystal* . . .

*Magar's clock generator relies on an external crystal connected to terminals X1 and X2 to oscillate*, as is conventional in microprocessor designs. It is not an entire oscillator in itself.

Bumgardner Decl. Ex. U, '336 Patent, File History, Response to Office Action at 3 (February 10, 1998).

10 11 12 13 14 15 16 17 18 19 20 The applicants correctly observed that Magar "requires" an external crystal to oscillate and generate a clock signal. *Id*. at 4 (Magar "*requires* an external crystal"; Magar's "clock gen" block "lacks the crystal or external generator that it *requires*"); *id*. at 5 (Magar "*requires* an external crystal or external frequency generator"). Notably, applicants pointed out that the oscillator of the claims at issue must be on-chip. Thus, the file history is clear that the applicants made a critical distinction between Magar (and similar references) and the '336 invention: the oscillator that *generates* the CPU clock in Magar is an off-chip crystal, while the oscillator that *generates* the CPU clock in the '336 invention is an on-chip, electronic oscillator. The file history never discussed – much less disclaimed – the use of PLL circuitry (including an off-chip reference crystal) to adjust the frequency of a clock signal that was already *generated* by an onchip oscillator.

21  $22$ 23 24 25 26 27 28 Notably, the distinctions over Magar relied upon by the applicants are found in the claims themselves. Claim 6 expressly requires the "entire oscillator disposed upon said integrated circuit substrate and connected to said [CPU]." The parties' constructions are already in agreement that the "entire oscillator" is "located entirely on the same semiconductor substrate as the [CPU]." And claim 6 already requires PVT variability, reciting "varying the processing frequency of said first plurality of electronic devices and the clock rate of said second plurality of electronic devices in the same way as a function of parameter variation in one or more fabrication or operational parameters associated with said integrated semiconductor substrate…." The point is that the claims themselves already contain the distinctions relied upon by applicants in

PLAINTIFFS' RESPONSIVE CLAIM CASE NOS. 3:12-CV-03865, 3870, CONSTRUCTION BRIEF 5 3876, 3877, 3880, 3881-VC (PSG)

<span id="page-9-0"></span>

# Case3:12-cv-03877-VC Document97 Filed08/18/15 Page11 of 22

1

2

manufacturing, operating voltage and temperature. *The Magar microprocessor in no way contemplates a variable speed clock as claimed*.

3 4 5 6 7 8 9 10 11 12 Defts' Brief at 8-9 (emphasis in Defts' Brief). The applicants' statement that "the Magar microprocessor clock is frequency controlled by a crystal which is also external to the microprocessor" merely points out that, unlike the claims at issue, the signal used to clock the onchip CPU in Magar is provided by an external crystal. The portions of applicants' statements highlighted in Defendants' brief are certainly not a clear and unequivocal disclaimer pertaining to any notion of "frequency control" and cannot be extended to support Defendants' construction that the claimed oscillator does "not rely on a *control signal* or an external crystal clock to … *control* clock signal frequency." In fact, these passages say absolutely nothing about whether an on-chip oscillator (which clocks the on-chip CPU) could rely on an external crystal for "frequency control." There is simply no "unmistakable" disavowal present in these passages.

13 14 15 Defendants next cite to portions of the prosecution history where applicants correctly distinguish their claims from the Magar on the basis that crystals are not subject to PVT factors, such as temperature:

16 17 18 19 20 21 22 *[C]rystal oscillators have never*, to Applicants' knowledge, *been fabricated on a single silicon substrate with a CPU*, for instance. *Even if they were*, as previously mentioned, crystals are by design fixed-frequency devices whose oscillation frequency is designed to be tightly controlled and to vary minimally due to variations in manufacturing, operating voltage and temperature. *The oscillation frequency of a crystal on the same substrate with the microprocessor would inherently not vary due to variations in manufacturing, operating voltage and temperature in the same way as the frequency capability of the microprocessor on the same underlying substrate, as claimed.*

23 24 25 26 27 28 Defts' Brief at 9 (emphasis in Defts' Brief). Defendants disingenuously misconstrue this passage as an "express disclaimer" that "the claims exclude oscillators using crystals to control frequency of the clock signal." *Id.* This alleged sweeping disclaimer is found nowhere in the cited passage. It is simply not there. What is stated in this prosecution history is that a crystal clock's frequency would not vary as a function of PVT like the "microprocessor on the same underlying substrate, *as claimed*." And as set forth above, what is *claimed* is an "entire oscillator" whose frequency varies along with that of the CPU according to PVT factors.

PLAINTIFFS' RESPONSIVE CLAIM CASE NOS. 3:12-CV-03865, 3870, CONSTRUCTION BRIEF 7 3876, 3877, 3880, 3881-VC (PSG)

# Case3:12-cv-03877-VC Document97 Filed08/18/15 Page12 of 22



12 13 14 15 16 17 Magar's clock generator *relies on an external crystal* connected to terminals X1 and X2 to oscillate, as is conventional in microprocessor designs. It is not an entire oscillator in itself. And with the crystal, *the clock rate generated is also conventional in that it is a fixed, not a variable, frequency*. The Magar clock is comparable in operation to the conventional crystal clock 434 depicted in Fig. 17 of the present application for controlling the I/O interface *at a fixed rate frequency, and not at all like the clock on which the claims are based*, as has been previously stated.

18 19 20 21  $22$ Defts' Brief, p. 10 (emphasis in Defendants' Brief). Defendants cite this passage for the alleged disclaimer that the oscillator may not "rely on a control signal or an external crystal/clock generator to *cause clock signal oscillation*…." But this passage makes no such disclaimer, let alone one that is clear, unambiguous and unmistakable. Applicants are merely pointing out that Magar does not disclose an on-chip oscillator.

23 24 25 26 27 28 It is not entirely clear why Defendants seek to use the language "cause clock signal oscillation," thereby deviating from this Court's jury instruction that the claims exclude "any external clock used to *generate* a signal." Plaintiffs strongly suspect that Defendants seek to replace "generate" with "cause clock signal oscillation" in order to lodge a non-infringement argument that goes beyond Judge Grewal's prohibition and has nothing to do with the differences between the claims at issue and Magar. In any event, there is no basis for including a vague and broad disclaimer relating to "causing clock signal oscillation" because the prosecution history

PLAINTIFFS' RESPONSIVE CLAIM CASE NOS. 3:12-CV-03865, 3870, CONSTRUCTION BRIEF 8 3876, 3877, 3880, 3881-VC (PSG)

# Case3:12-cv-03877-VC Document97 Filed08/18/15 Page13 of 22

1 2 3 does not clearly and unmistakably include this prohibition. To the extent there is any disclaimer arising from Magar, Judge Grewal's HTC jury instruction (as well as the express claim language itself) accurately addresses the scope of the invention.

4 5

6

7

8

9

10

11

12

13

14

15

16

# **2. U.S. Patent No. 4,670,837 to Sheets ("Sheets").**

Prior to facing a rejection under Magar, applicants faced a rejection based on Sheets. Like Magar, Sheets differed drastically from the claimed inventions of the '336 patent. Sheets did not contain an on-chip oscillator, and it relied upon a technique for adjusting the frequency of a voltage control oscillator by writing a "digital word" from the microprocessor to the voltage control oscillator indicative of the desired operating frequency as a means of adjusting the clock frequency.

Applicants wrote:

The present invention does not similarly rely upon provision of frequency control information to an **external clock**, but instead contemplates providing a ring oscillator clock and the microprocessor within the same integrated circuit. . . Sheets' system for providing clock control signals to an **external clock** is thus seen to be unrelated to the integral microprocessor/clock system of the present invention.

#### 17 18 Bumgardner Decl. Ex. V, '336 Patent, File History, Office Action Response at 8 (April 11, 1996).

19 20 21 22 23 24 25 26 27 28 In a subsequent amendment, the applicants noted that the Sheets clock "*required*" a "digital word" or "command input." By contrast, in the '336 inventions, "both the variable speed clock and the microprocessor *are fabricated together in the same integrated circuit*. No command input is *necessary* to change the clock frequency." Bumgardner Decl. Ex. W, ''336 Patent, File History, Office Action Response at 4 (Jan. 7, 1997). Thus, the applicants distinguished Sheets on at least two bases: (1) unlike the '336 invention, Sheets lacked an on-chip clock/oscillator; and (2) the off-chip clock in Sheets *required* a "digital word"/"command input" to vary clock frequency (i.e. it did not vary according to PVT factors). These distinctions do not come close to constituting a disclaimer of any "control signal" for any purpose. Indeed, the analog voltage and/or current supplied to a ring oscillator in a PLL is nothing like the "digital

# Case3:12-cv-03877-VC Document97 Filed08/18/15 Page14 of 22

1 2 3 4 command word" in Sheets. For example, while a ring oscillator may need power to oscillate (*i.e.*, analog voltage/current), it does not have the ability to accept a "digital command word" – nor could it be "*required*" to do so. Further, as discussed above, nothing said in overcoming the Magar reference prevents the use of external reference signals.

5

6 7 8 9 The citations Defendants make to the prosecution history once again attempt to remove statements from the context under which they were made. The clear, contextual meaning of applicants' statements is a narrow distinction over the cited reference, not broad disclaimer as alleged by Defendants. In the first passage cited by Defendants, applicants distinguished Sheets on the basis that Sheets discloses an external clock that would not vary according to PVT factors:

10 11 12 13 14 15 16 17 The present invention does not similarly rely upon provision of frequency control information *to an external clock*, but instead contemplates providing a ring oscillator clock and the microprocessor *within the same integrated circuit*. The placement of these elements within the same integrated circuit obviates the need for provision of the type of frequency control information described by Sheets, *since the microprocessor and clock will naturally tend to vary commensurately in speed as a function of various parameters (e.g., temperature) affecting circuit performance*. Sheets' system for providing clock control signals to *an external clock* is thus seen to be unrelated to the *integral microprocessor/clock system of the present invention*.

18 19 20 21 22 Defts' Brief at 12 (emphasis added by Plaintiffs). Unlike Sheets, the claims at issue contain an on-chip electronic oscillator that naturally varies according to PVT factors. Sheets, on the other hand, apparently varied frequency according to a "digital word"/"command input." Remarkably, Defendants cite the above passage for the proposition that applicants clearly and unmistakably disclaimed all "reliance on control signals." There is no such broad disclaimer present in this passage.

23 24 25 In the second passage cited by Defendants, applicants again distinguished Sheets on the basis that the Sheets clock does not vary according to PVT factors:

26 27 28 Even if the examiner is correct that the variable clock in Sheets is in the same circuit as the microprocessor of system 100, that still does not give the claimed subject matter. *In Sheets, a command input is required to change the clock speed. In the present invention, the clock speed varies correspondingly to variations in operating parameters* . . . No command input is necessary to

PLAINTIFFS' RESPONSIVE CLAIM CASE NOS. 3:12-CV-03865, 3870, CONSTRUCTION BRIEF 10 3876, 3877, 3880, 3881-VC (PSG)

# 1 2 3 4 5 6 change the clock frequency. Defts' Brief, pp. 12-13 (emphasis by Plaintiffs). Once again, applicants pointed out that Sheets does not disclose a clock (whether on-chip or off-chip) whose frequency varies according to PVT factors, a requirement of the claim. There is simply no broad disclaimer of all "reliance on control signals" present in this passage. In the final passage cited by Defendants, applicants again distinguished Sheets on the Case3:12-cv-03877-VC Document97 Filed08/18/15 Page15 of 22

basis of PVT variation, noting that the on-chip oscillator and on-chip CPU must both vary frequencies according to PVT factors:

> *Crucial to the present invention is that . . . when fabrication and environmental parameters vary, the oscillation or clock frequency and the frequency capability of the driven device will automatically vary together*. This differs from all cited references in that . . . the oscillator or variable speed clock varies in frequency but does not require manual or programmed inputs or external or extra components to do so.

13 14 15 16 Defts' Brief at 13 (emphasis by Plaintiffs). Applicants noted that Sheets, on the other hand, required "manual or programmed inputs or external or extra components" to vary its oscillator. In this passage, there is no disclaimer of "reliance on control signals." These words appear nowhere in this passage.

17 18 19 20 21 22 23 24 25 At the end of the day, all of Defendants' accused products contain an on-chip, electronic oscillator that varies according to PVT factors. Defendants improperly seek to exclude the accused oscillators' use of an external crystal as a reference signal by seeking a vague, broad, and improper disclaimer as to "reliance on control signals." As set forth above, applicants' response to Sheets does not make any such disclaimer, as applicants relied on express claim limitations (on-chip vs. off-chip, PVT factor variation) to distinguish the reference. It cannot be disputed that there is no unmistakable disclaimer of the on-chip, electronic oscillator using on an off-chip crystal oscillator as a reference signal in applicants' response to Sheets. Applicants' remarks regarding Sheets contain no such disclaimer.

26

7

8

9

10

11

12

# **B. The specification does not support Defendants' disclaimer arguments.**

27 28 Recognizing the weakness of their prosecution history arguments, Defendants next argue that "the specification disclaims the prior art's fixed-speed clocks (which rely on a crystal, clock,

PLAINTIFFS' RESPONSIVE CLAIM CASE NOS. 3:12-CV-03865, 3870, CONSTRUCTION BRIEF 11 3876, 3877, 3880, 3881-VC (PSG)

# Case3:12-cv-03877-VC Document97 Filed08/18/15 Page16 of 22

1 2 3 or signal to control the on-chip oscillator's frequency)…." Defts' Brief, p. 14. Defendants' specification-based disclaimer argument, however, is factually inaccurate and the case law cited by Defendants do not support a finding of disclaimer.

4 5 6 7 8 9 10 11 12 13 14 15 16 17 First, Defendants misrepresent the specification by claiming that "the specification criticizes prior art solutions that clocked a CPU with a fixed clock, such as, for example, a clock whose frequency is controlled by an external crystal." *Id.* at 13 (citing '336 patent, 16:48-53 and 17:12-23). This argument is *highly misleading*, as *nowhere* in the passages cited by Defendants does the specification discuss "a clock whose frequency is *controlled* by an external crystal." The passages cited by Defendants merely make reference to a "traditional CPU design," which as applicants pointed out in distinguishing Magar involves the use of an off-chip crystal to *generate* the actual clock signal for an on-chip CPU. The specification excerpts cited by Defendants do not discuss using an off-chip crystal to *control* an on-chip oscillator. Therefore, this passage cannot be read to support the sweeping disclaimer advocated by Defendants. Moreover, the fact that the patent was critical of using an off-chip crystal to generate the actual clock signal for the CPU is of no consequence to this claim construction proceeding as the claims themselves clearly exclude such a scenario from infringement (*i.e.*, the "entire oscillator" must be "located entirely on the same semiconductor substrate as the [CPU]").

18 19 20 21 22 23 24 25 26 27 28 Second, Defendants make another misleading statement - "[r]ejecting the prior art fixedspeed clock approach (*which is the approach used in the Defendants' accused products*), the '336 patent discloses a variable-speed oscillator that is completely on the same semiconductor substrate as the CPU and whose speed freely varies with the PVT parameters of the substrate." Defts' Brief at 13-14 (emphasis by Plaintiffs). Contrary to this assertion, Defendants' accused products employ a technique called "dynamic frequency scaling", whereby the frequency of the clock signal generated by an on-chip oscillator and supplied to the CPU is increased during periods of high activity (so that the accused device can quickly respond to user inputs and be perceived as "high performance"), and decreased during periods of low activity (to conserve battery life and reduce power consumption). This oscillator is on the same semiconductor as the CPU and does vary with PVT. What Defendants hope to accomplish is to exclude the oscillators'

PLAINTIFFS' RESPONSIVE CLAIM CASE NOS. 3:12-CV-03865, 3870, CONSTRUCTION BRIEF 12 3876, 3877, 3880, 3881-VC (PSG)

# Case3:12-cv-03877-VC Document97 Filed08/18/15 Page17 of 22

1

2

use of an external crystal as a reference signal. But, this situation is not addressed by the patent specification, much less disclaimed.

3 4 5 6 7 8 9 10 11 12 Third, Defendants again overplay their hand by stating that "applicants chose to use a variable speed oscillator – which varies and is 'determined by' PVT parameters – rather than the *prior art's fixed speed clocks – which did not vary with the PVT parameters because their frequency was 'fixed' by an external crystal or control signal*." *Id.* at 14 (emphasis by Plaintiffs). Again, this statement is misleading as the prior art contemplated by the specification did not involve an on-chip oscillator "whose frequency was 'fixed' by an external crystal or control signal." In the prior art contemplated by the patent, an off-chip crystal oscillator was the oscillator that clocked the CPU. Because using a crystal oscillator to "control" a different, onchip oscillator was not discussed or contemplated by the specification, there can certainly be no disclaimer of this scenario.

13 14 15 16 17 18 19 20 21 22 23 24 25 These erroneous statements by Defendants are not sufficient to meet the high bar required to show clear and unmistakable disclaimer, and the cases cited by Defendants involved far different factual scenarios. For example, in *Chicago Bd. Options Exch. Inc. v. Int'l Secs. Exch. LLC*, the court found that the specification "goes well beyond expressing the patentee's preference" and that the patentee's "*repeated derogatory statements* … may be viewed as a disavowal of that subject matter from the scope of the Patent's claims." 677 F3d 1361, 1372 (Fed. Cir. 2012). By contrast, the '336 patent does not clearly and unambiguously criticize (much less "repeatedly criticize") use of "a control signal or an external crystal/clock generator to cause clock signal oscillation or control clock signal frequency." In fact, this situation is completely unaddressed in the passages cited by Defendants. And while the patent specification does distinguish the invention from prior art systems (like Magar) that used an external crystal to generate the signal used to clock the CPU, this type of system is specifically excluded by virtue of limitations already present in the claims (i.e., the on-chip and PVT variation limitations).

26 27 28 Finally, Defendants claim that the *title* of the patent controls how the Court should interpret the patent. Yet Defendants cite to no law for this proposition. Indeed they cannot – "[i]t is a 'bedrock principle' of patent law that 'the claims of a patent define the invention to which the

PLAINTIFFS' RESPONSIVE CLAIM CASE NOS. 3:12-CV-03865, 3870, CONSTRUCTION BRIEF 13 3876, 3877, 3880, 3881-VC (PSG)

# Case3:12-cv-03877-VC Document97 Filed08/18/15 Page18 of 22

1 2 3 4 5 6 7 patentee is entitled the right to exclude.'" *Phillips v. AWH Corp.*, 415 F.3d 1303, 1312 (Fed. Cir. 2005) (en banc) (internal citations omitted). Here, the claims do not state that there can be no use of an external element such as an off-chip crystal as a reference for the clock. The claims only require that an entire oscillator be disposed on the same integrated circuit as the CPU and vary according to PVT factors. This is entirely consistent with the specification passages cited by Defendants, and there is no basis for finding disclaimer going beyond the limitations expressly present in the claims.

8

# **C. The Claim Language Speaks for Itself**

9 10 11 12 13 14 Defendants next argue that the presence of other elements within the claim should dictate the meaning of the *entire oscillator* term. They argue that if an entire oscillator clocks a CPU at a clock rate which varies in the same way as a function of parameter variation in one or more fabrication or operation parameters associated with the integrated circuit substrate, it cannot use an external crystal or clock generator as a reference, because such reference would not permit the oscillator to vary.

15 16 17 18 19 As an initial matter, the argument is technically incorrect. Even if an external crystal is used to later adjust the output of an oscillator, the fact is that the frequency output by the oscillator itself does vary as a function of parameter variation. The addition of other elements, such as an external crystal, to an infringing entire oscillator, does not change the fundamental nature of the oscillator itself.

20 21 22 23 24 25 Further, the claim language speaks for itself. Whether an accused oscillator satisfies the "entire oscillator" element of the claim and also meets other claim limitations (such as the parameter variation requirements) is not an issue for claim construction, but instead a factual argument for trial. Importing the parameter variation requirements into the entire oscillator claim element is unnecessary, renders the parameter variation language redundant, and is not properly handled in the claim construction phase.

26

# **D. Defendants' Construction is Not Consistent with Prior Constructions**

27 28 As explained in Plaintiffs' opening brief, adoption of the negative limitations proposed by Defendants would be a major departure from this Court's prior treatment of the *entire oscillator*

PLAINTIFFS' RESPONSIVE CLAIM CASE NOS. 3:12-CV-03865, 3870,<br>CONSTRUCTION BRIEF 14 3876, 3877, 3880, 3881-VC (PSG)

14 3876, 3877, 3880, 3881-VC (PSG)

# Case3:12-cv-03877-VC Document97 Filed08/18/15 Page19 of 22

1 phrase.

2 3 4 5 6 7 8 In the HTC case, this Court issued a jury instruction that the entire oscillator "exclude any external clock used to generate a signal," but declined to add a restriction with respect to control of the oscillator. The most notable difference between the HTC jury instruction and Defendants' proposed construction is that the HTC jury instruction restricted the entire oscillator from relying on an external crystal/clock generator to *generate* the signal used to clock the CPU, whereas Defendants seek to broaden that limitation by virtue of language that the external crystal/clock generator may not *cause* clock signal oscillation *or control clock signal frequency.*

9 10 11 12 13 14 15 16 17 18 19 These departures from prior constructions are not trivial. First, Defendants, attempt to broaden the concept of generation to one of causation ("to cause clock signal oscillation"). As explained in their opening brief, Plaintiffs respectfully submit that the concept of "causation" can be viewed as significantly broader and much more uncertain than the concept of "generating" the actual signal used to clock the CPU. As set forth above, the intrinsic record does not support a disclaimer relating to "causation." Indeed, the prosecution history indicates that if there was any disclaimer, it was the use of an external crystal to generate the actual signal used to clock the CPU (a situation that Plaintiffs respectfully submit is already excluded by the claim language). Notably, like the HTC jury instruction, both the Texas construction and the ITC construction also use the term "generate a [clock] signal." Neither construction uses "cause clock signal oscillation."

20 21 22 23 24 25 26 Additionally, Defendants' proposal that the entire oscillator cannot rely on an external clock to "control clock signal frequency" has been considered and rejected previously by this Court. Applicants did not make any clear and unmistakable disclaimer in this regard, and as such there is simply no basis for including this negative limitation in the entire oscillator construction. Doing so would improperly restrict the scope of the claims. Notably, neither the Texas construction nor the ITC construction includes a broad prohibition relating to "controlling clock signal frequency."

- 27
- 28

PLAINTIFFS' RESPONSIVE CLAIM CASE NOS. 3:12-CV-03865, 3870, CONSTRUCTION BRIEF 15 3876, 3877, 3880, 3881-VC (PSG) 1

# **E. Plaintiffs' Construction is Correct**

2 3 4 Defendants argue that Plaintiffs' construction cannot be correct because it is too broad and covers prior art systems. They also contend that Plaintiffs surrendered claim scope when distinguishing over Magar and Sheets. These arguments lack merit.

5 6 7 8 9 10 11 12 First, Defendants' argument that Plaintiffs' "entire oscillator" construction covers prior art systems that allegedly disclosed an on-chip oscillator. Assuming arguendo that this is true, Defendants' argument obviously ignores the many other claim limitations that must be considered when assessing the scope of the claim. It is simply nonsense to cherry pick the claim term at issue and argue that its construction must be narrower by viewing the claim term in a vacuum and divorced from the claim as a whole. Using Defendants' logic, a construction of CPU would necessarily need to be narrower than what the parties agreed to because there were CPUs disclosed in the prior art. This approach makes little sense.

13 14 15 16 17 18 Second, Defendants' argument that Plaintiffs' construction cannot be correct because "the intrinsic evidence leaves no doubt that the applicants surrendered far more during prosecution to secure allowance of the '336 patent" simply misstates what actually happened during prosecution. As set forth above, Magar and Sheets were distinguished based on the "on-chip" claim requirement and the PVT variation requirement, which are express limitations in the asserted claims.

19 20 21 Finally, it cannot be overlooked that Plaintiffs' construction is included within Defendants' construction. There is no dispute that it is correct. The only question is whether Defendants have met their heavy burden of disclaimer. As set forth above, they have not.

22

# **III. CONCLUSION**

23 24 For the foregoing reasons, Plaintiffs respectfully request that the court adopt their proposed construction.

- 25
- 26
- 27
- 28











Case3:12-cv-03877-VC Document97-2 Filed08/18/15 Page1 of 14

# **Exhibit "S"**



US005809336C1

# (12) EX PARTE REEXAMINATION CERTIFICATE (7235th)

# **United States Patent**

# Moore et al.

#### US 5,809,336 C1  $(10)$  Number:

#### (45) Certificate Issued: Dec. 15, 2009

#### (54) HIGH PERFORMANCE MICROPROCESSOR **HAVING VARIABLE SPEED SYSTEM CLOCK**

- (75) Inventors: Charles H. Moore, Woodside, CA (US); Russell H. Fish, III, Mt. View, CA (US)
- (73) Assignee: Patriot Scientific Corporation, San Diego, CA (US)

#### **Reexamination Request:**

No. 90/008,306, Oct. 19, 2006 No. 90/008,237, Nov. 17, 2006 No. 90/008,474, Jan. 30, 2007

#### **Reexamination Certificate for:**



Certificate of Correction issued May 22, 2007.

#### **Related U.S. Application Data**

Division of application No. 07/389,334, filed on Aug. 3,  $(62)$ 1989, now Pat. No. 5,440,749.

#### $(51)$  Int. Cl.



- (52) U.S. Cl. ............... 710/25; 711/E12.02; 712/E9.016; 712/E9.028; 712/E9.046; 712/E9.055; 712/E9.057; 712/E9.058; 712/E9.062; 712/E9.078; 712/E9.08; 712/E9.081
- (58) Field of Classification Search ........................... None See application file for complete search history.
	- **RING OSCILLATOR** 430 **CRYSTAL CLOCK** VARIABLE SPEED 134 436 432  $-70$ **REQUEST READY** VΟ CPU **INTERFACE** DATA / ADDRESS 90,136-

**EXTERNAL MEMORY BUS** 

#### $(56)$ **References Cited**

#### **U.S. PATENT DOCUMENTS**



(Continued)

#### FOREIGN PATENT DOCUMENTS



#### (Continued)

#### **OTHER PUBLICATIONS**

Memorandum Opinion and Order filed Jun. 15, 2007 in 2:05-CV-494 (TJW).

Plaintiffs Technology Property Limited's and Patriot Scientific Corporation's Claim Construction Brief filed Mar. 19, 2007 in 2:05-CV-494 (TJW).

#### (Continued)

Primary Examiner-Sam Rimell

#### $(57)$ **ABSTRACT**

A high performance, low cost microprocessor system having a variable speed system clock is disclosed herein. The microprocessor system includes an integrated circuit having a central processing unit and a ring oscillator variable speed system clock for clocking the microprocessor. The central processing unit and ring oscillator variable speed system clock each include a plurality of electronic devices of like type, which allows the central processing unit to operate at a variable processing frequency dependent upon a variable speed of the ring oscillator variable speed system clock. The microprocessor system may also include an input/output interface connected to exchange coupling control signals, address and data with the central processing unit. The input/ output interface is independently clocked by a second clock connected thereto.

# US 5,809,336 C1<br>Page 2

# **U.S. PATENT DOCUMENTS**





#### Page 3



#### FOREIGN PATENT DOCUMENTS



#### OTHER PUBLICATIONS

Defendants' Brief Regarding Construction of Disputed Claim Terms of the 336 and 148 Patents filed Apr. 2, 2007 in 2:05-CV-494 (TJW).

Defendants' Brief Regarding Construction of Disputed Claim Terms of the 584 Patent filed Apr. 2, 2007 in 2:05-CV-494 (TJW).

Plaintiffs' Claim Construction Reply Brief filed Apr. 9, 2007 in 2:05-CV-494 (TJW).

Defendants' Unopposed Motion for Leave to File a Sur-Reply Brief Regarding Claim Construction filed Apr. 19, 2007 in 2:05-CV-494 (TJW).

Defendants' Sur-Reply Brief Regarding Construction of Disputed Claim Terms of the 336 Patent filed Apr. 29, 2007 in 2:05-CV-494 (TJW).

Declaration of Roger L. Cook in Support of Plaintiffs Technology Property Limited's and Patriot Scientific Corporations's Claim Construction Brief filed Mar. 19, 2007 in 2:05-CV-00494 (TJW).

Supplemental Declaration of Roger L. Cook in Support of Plaintiffs Technology Property Limited's and Patriot Scientific Corporations's Claim Construction Brief filed Apr. 9, 2007 in 2:05-CV-00494 (TJW).

Declaration of David J. Lender filed Apr. 2, 2007 in 2:05-CV-00494 (TJW).

Supplemental Declaration of Alvin M. Despain in Support of Plaintiffs' Reply Claim Construction Brief filed Apr. 9, 2007 in 2:05-CV-0049 (TJW).

Declaration of Alvin M. Despain in Support of Plaintiffs' Claim Construction Brief filed Mar. 19, 2007 in 2:05-CV-00494 (TJW).

Nakamura et al., "Microprocessors-Special Purpose," 1987 IEEE International Solid-State Circuits Conference, Feb. 26, 1987.

Transputer Reference Manual, INMOS Limited 1988.

Horwitz et al., "A 20-MIPS Peak, 32-bit Microprocessor with On-Chip Cache," IEEE Journal of Solid State Circuits, SC-22(5):790-799 (Oct. 1987).

Submicron Systems Architecture Project, Caltech Computer Science Technical Report, Nov. 1, 1991.

Stevens, C. W., "The Transputer," IEEE, pp. 292-300  $(1985).$ 

Bosshart et al., "A 533K-Transistor LISP Processor Chip", IEEE Journal of Solid State Circuits, SC-22(5): 808-819 (Oct. 1987).

Jguppi et al., "A 20 Mips Sustained 32b CMOS with 64b Data Bus," IEEE Int'l Solid State Circuits Conf., pp. 84-86  $(1989).$ 

May, D., "The Influence of VLSI Technology on Computer Architecture," pp. 247-256.

"Motorola MC68HC11A8 HCMOS Single-Chip Microcomputer," table of contents and introduction (1985).

"Motorola MC146805H2, advance information," pp. 1-12.

"MC68332 32-Bit Microcontroller System Integration User's Manual Preliminary Edition, Revision 0.8," (1989). The Ring Oscillator VCO Schematic.

Page 4

"INMOS T800 Transputer Data Sheet," (Apr. 1987).

"INMOS T414 Transputer Preliminary Data Sheet," (Feb. 1987)

"INMOS T212 Transputer Preliminary Data Sheet," (Aug. 1987).

"INMOS M212 Disk Processor Product Overview," (Oct. 1987).

Budinich et al., eds. International Conference on the Impact of Digital Microelectronics & Microprocessors on Particle Physics, pp. 204-213 (1988).

INMOS Presentation given at Jun. 15, 1988 Workshop on Computer Architecture.

Moore, P., "INMOS Technical Note 15: IMS B005 Design of a Disk Controller board with drives," Dec. 3, 1986.

Matthys R. J., Crystal Oscillator Circuits, pp. 25-64 (1983).

Elliot et al., eds. Scientific Applications of Multiprocessors Prentice Hall (1988).

Transputer Reference Manual, Cover page, Introduction and pp. 73and 96, INMOS Limited (1988)

"INMOS IMS T414 Transputer," (Jun. 1987).

"INMOS IMS T414 Engineering Data," pp. 107-163.

"INMOS Engineering Data, IMS T414M Transputer, Extended Temperature," (Aug. 1987).

"SM550 High Speed CMOS 4-bit Microcomputer SM-550 Series," (1982) document in Japanese.

Microprocessor User's "MC88100 RISC Manual," Motorola (1989).

Mead et al., eds., Introduction of VLSI Systems, Addison Wesley Publishers, (1980).

Moelands, A. P. M., "Serial I/O with the MA B8400 series microcomputers," Electronic Components and Applications, 3(1):38-46 (1980).

Stanley, R. C., "Microprocessors in brief," IBM J. Res. Develop., 29(2):110-118 (Mar. 1985).

"MC68332 User's Manual," Motorola (1995).

"TMS370 Microcontroller Family User's Guide," Texas Instruments (1996).

"INMOS Preliminary Data IMS T800 transputer," (Apr. 1987).

"INMOS Engineering Data IMS T212 transputer Preliminary," (Aug. 1987).

"INMOS Product Overview IMS M212 disc processor," (Oct. 1987).

"MN18882 LSI User's Manual," (document in Japanese).

"MN1880 (MN18882) Instruction Manual," (document in Japanese)

"MN188166 User's Manual," (document in Japanese).

Paker, Y., Multi-Processor Systems, pp. 1-23 (1983).

"HP Sacajawea External Reference Specification Preliminary Version 1.1," (Jan. 14, 1987).

"Data sheet MOS Integrated Circuit uPD75008," NEC  $(1989).$ 

Product Brochure by Motorola for MC146805H2.

Shyam, M., "Hardware External Reference Specification for Enhanced Champion/Paladin," Revision of Nov. 11, 1986.

Fish deposition transcript, vols. 1 and 2, held Jun. 25, 2007 and Jun. 26, 2007 in case No. 2-05CV-494 (TJW).

Exhibit 4 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); memo of Sep. 12, 1992 Fish to Higgins re: ShBoom Patents.

Exhibit 5 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); letter of Sep. 11, 1992 Higgins to Falk re: patent application for High Performance Low Cost Microprocessor.

Exhibit 6 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); letter of Sep. 30, 1992 Higgins to Falk re: patent application for High Performance Low Cost Microprocessor.

Exhibit 8 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); Mostek 1981 3870/F8 Microcomputer Data Book (1981).

Exhibit 9 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); "IC Master 1980", pp. 2016-2040, published by Fairchild (1980).

Exhibit 10 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); letter of May 12, 1992, Fish to Higgens.

Exhibit 12 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); Agreement executed Jan. 3, 1989 between PTA Inc. and Chuck Moore, dba Computer Cowboys.

Exhibit 13 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); Oki japan MSH-Boom 96000 Schematic (Jul. 13, 1989).

Exhibit 14 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); Assignment of U.S. Appl. No. 07/389, 334 from Fish to Fish Family Trust.

Exhibit 15 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); Stock Purchase and Technology Transfer Agreement between Fish Family Trust, Helmut Falk, and Nanotronics Corporation (Aug. 16, 1991).

Exhibit 16 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); fax of Jul. 16, 2004Mmarshall to Suanders and Heptig w/ attached Jul. 15, 2004 memo from Beatie re: Fish and Moore.

Exhibit 17 to Fish deposition of Jun. 25–26, 2007 in case No. 2-05CV-494 (TJW); Fax of Jul. 29, 2004, Heptig to Marshall with attached executed agreement.

Exhibit 18 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); Plaintiffs' Second Amended Complaint filed Sep. 22, 2006 in 3:06-CV-00815.

Exhibit 19 to Fish deposition of Jun. 25–26, 2007 in case No. 2-05CV-494 (TJW); Settlement Agreement between Patriot Scientific Corporation, Fish, and the trustee of Fish Family Trust.

Exhibit 21 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); Comparisons of RISC Chips (Dec. 11, 1988).

Exhibit 22 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); VL86C010 An Affordable 32-bit RISC Microprocessor System, VLSI Technology, Inc.

Exhibit 23 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); VY86Cxxx ARM 32-Bit CMOS product literature, EDN (Nov. 21, 1991).

Exhibit 24 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); letter of Apr. 26, 1989 Ireland to Fish w/ copy of Apr. 17, 1989 article in Electronic News titled "35ns 256K Device, VLSI Debuts SRAM Designed With Hitachi.".

Exhibit 28 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); Introduction to RISC Technology, LSI Logic Corporation (Apr. 1988).

Exhibit 29 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); "SH-Boom Patent Documentation," (Jun. 21, 1989).

Exhibit 30 to Fish deposition of Jun. 25–26, 2007 in case No. 2-05CV-494 (TJW); "Sh-Boom Licensing Strategy," (Jan. 19, 1990).

Page 5

Exhibit 31 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); "Transputer Includes Multiprocessing protocol," Jan. 2, 1991.

Exhibit 32 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); article titled "INMOS details next Transputer," (Apr. 18, 1991).

Exhibit 33 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); Articles from Electronic World News. Exhibit 35 to Fish deposition of Jun. 25–26, 2007 in case No. 2-05CV-494 (TJW); INMOS Preliminary Data IMS T414

transputer. Exhibit 36 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); Comparison of Intel 80960 and Sh-Boom Microprocessors (1989).

Exhibit 37 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); Memo of Jul. 13, 1989, Fish to Chu w/ attached comparison of MIPS 2000 to Sh-Boom.

Exhibit 38 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); fax of Jun. 10, 1992 Fish to Higgins w/ attached document titled State of the Prior Art ShBoom Microprocessor.

Exhibit 39 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); Apr. 12, 1989 Time and Responsibility Schedule.

Exhibit 40 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); handwritten note.

Exhibit 41 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); memo of Jun. 1989 to PT Acquisitions, Inc. re: fees due for searches conducted.

Exhibit 42 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); memo of Jun. 28, 1992 Fish to Higgins re: Dialog Patents re: ShBoom.

Exhibit 43 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); letter of Aug. 6, 1998 Haerr to Turner transmitting documents.

Exhibit 44 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); Declaration of Moore re: U.S. Appl. No. 08/484.918.

Exhibit 45 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); fax of Nov. 3, 1989, Leckrone to Fish with attached draft license agreement between PT Acquisitions and Oki Electric Industries.

Exhibit 46 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); letter of Nov. 29, 1989 Fish to Slater re: Japanese "borrowing" Sh-Boom 50 MHz RISC Chip.

Exhibit 47 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); letter of Dec. 29, 1989 Leckrone to Fish re: ShBoom project.

Exhibit 48 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); letter of Jul. 16, 1990 Fish to Leckron re: attorney client relationship and conflict of interest.

Exhibit 49 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); letter of Jul. 24, 1990 Leckrone to Fish re: letter of Jul. 16, 1990 (EX 48).

Exhibit 50 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); letter of Aug. 27, 1990 Moore to Fish re: ShBoom confidentiality.

Exhibit51 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); PT Acquisitions / Alliance Semiconductor Corp. Manufacturing Agreement (Jul. 20 1990).

Exhibit 52 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); letter of Feb. 6, 1990 to PT Acquisitions from Dun & Bradstreet Receivable Recovery Systems re: final notice for payment of account.

National Semiconductor HPC16400/HPC36400/HPC46400 High-Performance microControllers with HDLC Controller product literature.

NEC Data Sheet Mos Integrated Circuit uPD7225 Programmable LCD Controller/Driver. Part Nos. uPD7225G00, uPD7225G01, uPD7225GB-3B7.

NEC Electronics Inc. High-End, 8-Bit, Single-Chip CMOS Microcomputers product literature.

NEC Electronics Inc. uPD78C10/C11/C14 8-Bit, Single-Chip CMOS Microcomputers with A/D Converter product literature.

NEC Electronics Inc. Microcomputer Products Single-Chip Products Data Book vol. 1 of 2 cover page.

NEC Electronics Inc. Microcomputer Products Microprocessors, Peripherals, & DSP Products Data Book vol. 2 of 2 cover page.

NEC Electronics Inc. MOS Integrated Circuit uPD70208H. 70216H Data Sheet, V40HL, V50HL, 16/8; 16-Bit Microprocessor.

NEC Electronics Inc. MOS Integrated Circuit uPD7225 Programmable LCD Controller/Driver.

Signetics Microprocessor Data manual cover page.

Signetics Microprocessor Products Data manual, 8×330 Floppy Disk Formatter/Controller product specification.

Signetics Microprocessor Products Data manual, SC96AH Series Single-Chip 16-Bit Microcontrollers preliminary specification.

Realtime DSP; The TMS320C30 Course, Revision 3 (educational document re programming Digital Signal Processor microprocessor).

Texas Instruments TMS320C30 Digital Signal Processor product literature.

Texas Instruments TMS320C30 Digital Signal Processor product literature.

Texas Instruments TMS34010 Graphics System Processor product literature.

Texas Instruments TMS320 DSP Designer's Notebok, Using a TMS320C30 Serial Port as an Asynchronous RS-232 Port Application Brief: SPRA240.

UK application 8233733 as filed Nov. 26, 1982.

Office Action of Jan. 31, 2000 in U.S. Appl. No. 09/124,623.

TPL Infringement Contention for the TLCS-900/L Series.

TPL Infringement Contention for Toshiba Microcontroller. TPL Infringement Contention for Toshiba TC35273.

Duell, C. H., "Everything that can be invented has been

invented," 2 pages downloaded from http://www.tplgroup. net/patents/index.php.

Product Report, NEC Microcontroller, Alliacense UPD789473, B Bit Microcontroller, pp. 1-38.

Mostek Corp., Advertisement, EDN, Nov. 20, 1976.

Guttag, K.M., "The TMS34010: An Embedded Microprocessor," IEEE Micro, 8(3):39-52 (May 1988).

"8-Bit Single-Chip Microprocessor Data Book," Hitachi America Ltd., Table of Contents and pp. 251-279) Jul. 1985).

Request for Reexamination of U.S. Patent 6,598,148 as filed Sep. 21, 2006.

Office action of Nov. 22, 2006 in application No. 90/008, 227.

Toshiba TLCS-42, 47, 470 User's Manual Published in Apr. 1986.

Fukui et al., "High Speed CMOS 4-bit Microcomputer SM550 Series," published 1982, 1983.

Page 6

Intel 80386 Programmer's Reference Manual, published by Intel (1986).

Fairchild Microcomputers, F8/3870, F6800, Bit Slice, IC Master 1980, pp. 1, 2016-2040 (1980).

Mostek Corp., "Mostek 1981 3870/F8 Microcomputer Data Book", Feb. 1981, pp. III-76 through III-77, III-100 through III-129, and VI-1 through VI-31.

IBM Systems Reference Library, IBM System/360 Model 67 Functional Characteristics, File No. S360-01, Form A27-2719-0, published by IBM (1967).

Anderson, D.W., The IBM System/360 Model 91: Machine Philosophy and Instruction Handling, IBM Journal, (1967). GE-625/ 635 Programming Reference Manual, revised Jan. 1966.

Clipper<sup>™</sup> 32–Bit Microprocessor, Introductions to the Cliper Architecture, published by Fairchild in 1986.

Simpson et al., "The IBM RT PC Romp processor and memory management unit architecture," IBM systems Journal, 26(4):346-360.

M68300 Family MC68332 User's Manual, published by Motorola, Inc. in 1995.

Ditzel et al., "The Hardware Architecture of the Crisp Microprocessor," AT & T Information Systems, ACM, pp. 309-319 and table of contents (1987).

i860 64-Bit Microprocessor, published by Intel Corporation Feb. 1989.

Rau et al., "The Cydra 5 Departmental Supercomputer, Design Philosophies, Decisions, and Trade-offs," IEEE pp. 12-36 (1989).

Datasheet for Intel 4004 Single Chip 4-Bit 9-Channel Microprocessor, pp. 8–15 to 8–23.

Intel MCS-4 Micro Computer Set (Nov. 1971).

Intel 8008 8-Bit Parallel Central Processor Unit published by Intel (Nov. 1972).

iAPX 386 High Performance 32-Bit Microprocessor Product Review, published by Intel (Apr. 1984).

Intel 80386 Programmer's Reference Manual, published in Intel (1986).

Motorola MC68020 32-Bit Microprocessor User's Manual  $(1984)$ 

Thornton, J. E., "Design of a Computer, The Control Data 6600," published by Advanced Design Laboratory (1970).

6400/6500/6600 Computer Reference Manual, published by Control Data® (1965, 1966, 1967).

Grishman, R., "Assembly Language Programming for the Control Data 6600 and Cyber Series Algorithmics".

Hennessy et al., "MIPS: A Microprocessor Architecture," IEEE, pp. 17-22 (1982).

Hennessy et al., "Hardware/software tradeoff for increased performance," Proceedings of the Symposium on Architectural Support for Programming Languages and Operating Systems, pp. 2-11, ACM, Apr. 1982.

Hennessy et al., "MIPS: A VLSI Processor Architecture, Technical Report 223," Computer Systems Laboratory, Department of Electrical Engineering and Computer Science, Standford University Nov. 1981.

Gross et al., "Measurement and evaluation of MIPS architecture and processor," ACM Trans. Computer Systems, pp. 229-257 Aug. 1988.

Bit Sparc Integer Unit B5000 Datasheet attached to a presentation by Anant Agrawal in 1989.

Sequin et al., "Design and Implementation of RISC1," pp. 276-298 from VLSI Architecture, B. Randell and P.C. Treleaven, editors, Prentice Hall, 1983.

Ungar et al., "Architecture of SOAR: Smalltalk on a RISC," Proceedings of the 11th Annual International Symposium on Computer Architecture ISCA '84. ACM Press, New York, NY, pp. 188-197 (1984).

Cray-I Computer System Hardware Reference Manual, Publication No. 2240004, Rev C, Nov. 4, 1997.

Acorn Computers, Ltd., Acorn RISC Machine CPU Software Manual, Issue 1.00 Oct. 1985.

Patterson et al., "Architecture of a VLSI Instruction Cache for A RISC," ACM, pp. 108-116 (1983).

Patterson, D. A., "Reduced Instruction Set Computers" Communication of the ACM, 28(1):8-21, Jan. 1985.

Patterson, D. A., "RISC watch", pp. 11-19 (Mar. 1984).

Sherburne, R. W., "Processor Design Tradeoffs in VLSI," U.C. Berkeley, May 1984. PhD Dissertation.

Excerpt from A Seymour Cray Perspective http://research. Microsoft.com/users/gbell/craytalk/std001.htm (Slide 1).

Excerpt from A Seymour Cray Perspective htpp.//research. microsoft.com/users/gbell/craytalk/std029.htm (Slide 29).

RISC Roots: CDC 6600 (1965).

http://www.bitsavers.org/pdf/tdc/6x00/.

Simpson, R.O., "The IBM RT Personal computer," BYTE, 11(11):43-78 (Oct. 1986).

Ryan, D.P., "Intel's 80960: An Architecture Optimized for Embedded Control," IEEE, Micro, published in Jun. 1988. Waters, F., "IBM RT Personal Computer Technology," IBM

Corp. 1986. Alliacense Product Report, USP 5784584, TLCS-900/H1

Series TMP92C820, Toshiba Microcontroller TMP92C820 / TLCS-900/H1 Series 16-bit Microcontroller, pp. 1-9, filed Aug. 14, 2006 in 2:05-CV-00494-TJW.

Alliacense Product Report, NEC Microcomputer, USP 5784584, V850E2 32 Bit Microcontroller, pp. 1-8 (2006).

"8 bit Dual 1-chip Microcomputer MN1890 Series User's Manual," translation of original Japanese language document, by Matsushita Electric Industrial Co., Ltd. Semiconductor Sales Division.

Sibigtroth, J. M., "Motorola's MC68HC11: Definition and Design of a VLSI Microprocessor," IEEE Micro 4(1):54-65  $(1984).$ 

"Specification Sheet, MN18882 (Book)," translation of the Japanese language original, Code No. MIG0175, Matsushita Electronics Industry Corporation, Microcomputer Products Division, Oct. 2, 1990.

"DS5000 Soft Microcontroller User's Guide Preliminary V 1.0," Dallas Semiconductor.

MN188166 User's Manual, Japanese language document with English translation.

Alliacense Product Report-Preliminary Review, USP 5,440,749; GPS Car Navigation Main Processor.

Alliacense Product Report-Preliminary Review, USP 5,440,749; GSP Navigation System GPS Chipset.

Alliacense Product Report-Preliminary Review, USP 5,440,749; GPS Navigation System Main Microprocessor.

Alliacense Product Report-Preliminary Review, USP 5,440,749; Kyocera Digital Camera Finecam S3R Image Processor.

Alliacense Product Report-Preliminary Review, USP 5,440,749; PDA/Mobile Navigation, GPS Processor.

Motorola MC68020 32-bit Microprocessor User's Manual, 2nd Edition, Rev. 1, Prentice-Hall, 1985.

Barron et al., "The Transputer," Electronics, pp. 109-115  $(1983).$ 

Page 7

Burroughs Corporation, "Burroughs B7700 Systems Reference Manual," 1973.

Fiasconaro, J., "Microarchitecture of the HP9000 Series 500 CPU," Microarchitecture of VLSI Computers, NATO ASI Series No. 96, Antognetti, eds., pp. 55-81.

MacGregor et al., "The Motorola MC68020," IEEE Micro, 4(4):103-118 (1984).

Best et al., "An Advanced-Architecture CMOS/SOS Microprocessor", IEEE Micro, vol. 2, No. 3, vol. 2, No. 3 (Jul. 1982), pp. 10-26.

Technology Properties Limited (TPL), Moore Microprocessor Patent (MMP) Portfolio, downloaded from <<www.tplgroup.net/patents/index.php>> downloaded on Aug. 3, 2006, 3 pages total.

Acorn's RISC Leapfrog, Acorn User special issue, Jun. 1987; 59: 149-153.

Agrawal, et al., "Design Considerations for a Bipolar Implementation of SPARC," Compcon Spring apos;88. Thirty-Third IEEE Computer Society International Conference, Digest of Papers, Feb. 29-Mar. 3, 1988, pp. 6-9.

Agrawal, "An 80 MHz Bipolar ECL Implementation of SPARC," Sun Microsystems, Inc., Jun. 25, 1989, 40 pages total.

ARM Datasheet, Part No. 1 85250 0360 0, Issue No. 1 (Mar. 17, 1987).

Atmel SPARC Instruction Set, "Assembly Language Syntax," Rev. 4168C-AERO-08/01, 2002.

Bagula, "A 5V Self-Adaptive Microcomputer with 16Kb of #2 Program Storage and Security," IEEE International Solid-State Circuit Conference, 1983, pp. 34-35.

Bayko, Great Microprocessors of the Past and Present (V 11.7.0), downloaded from: << http://web.archive.org/web/ 20010107210400/http://bwrc.eecs.berkeley.edu/CIC/Ar-

chive/cup\_history.html>>, Feb. 2007, 60 pages total.

Books Review: Operating Systems A Systematic View, William S. Davis, Addison-Wesley Publishing Company, Inc., 1987; 26(4):453-454.

Bourke, "Character Synchronization During Overrun Conditions," Delphion, IBM Technical Disclosure Bulletin, Dec. 1977.

Burroughs Corporation, "Burroughs B5500 Information Processing System Reference Manual," 1973.

CAL Run Fortran Guide, University of California, Computer Center, Berkeley, 292 pages total, (Sep. 1974).

CDC 6000 Computer Systems-Cobol Instant 6000, Version 3; Control Data Publication No. 60327600A (Apr. 1971).

CDC 6000 Computer Systems, 7600 Computer Systems: Fortran Extended Instant 6000 Version 3, 7600 Version 1; Control Publication No. 60305900A (May 1971).

CDC 6000 Computer Systems/7600 Computer Systems: Fortran Extended Reference Manual, 6000 Version 3, 7600 Version 1; Control Data Publication No. 60329100, Revision D(1972).

CDC 6000 Series Computer System, 6642 Distributive Data Path Operation and Programming Reference Manual; Control Data Publication No. 60376300C (Mar. 1979).

CDC 6000 Series Computer Systems-Chippewa Operating System Documentation, vol. I, Preliminary Edition (updated May 1966).

CDC 6000 Series Computer Systems—Chippewa Operating System Documentation, vol. II, Preliminary Edition, Peripheral Packages and Overlays (Oct. 1965).

CDC 6000 Series Computer Systems-Chippewa Operating System Documentation, vol. III, Preliminary Edition, DSD-The Systems Display, (Nov. 1965).

CDC 6000 Series Computer Systems Ascent General Information Manual: Control Data Publication No. 60135400 (Feb. 66).

CDC 6000 Series Computer Systems Chippewa Operating System Reference Manual; Control Data Publication No. 60134400 (Dec. 1965).

CDC 6000 Series Computer Systems Hardware Reference Manual; Control Data Publication No. 60100000 (Aug. 1978).

CDC 6000 Series Computer Systems/ 7600 Computer System: 6000 Compass Version 2, 7600 Versions 1 & 2 Reference Manual; Control Data Publication No. 60279900, Revision D, (1970, 1971, 1972).

CDC 6000 Series Computer Systems: Chippewa Operating System Fortran Reference Manual; Control Data Publication No. 60132700A (May 1966).

CDC 6000 Series Computer Systems: Peripheral Equipment Reference Manual; Control Data Publication No. 60156100, Revision J (Mar. 1970).

CDC 6000 Series Computer Systems: Site Preparation and Installation Manual; Control Data Publication No. 60142400, Revision B (Sep. 1965).

CDC 6000 Series Computer Systems: Fortran Extended General Information, Control Data Publication No. 60176400 (Oct. 1966).

CDC 6000 Series Fortran Extended 4.0, Internal Maintenance Specifications, (1971).

CDC 6000 Series Introduction and Peripheral Processors Training Manual, Second Edition, Control Data Publication No. 60250400 (Nov. 1968).

CDC 6400 Central Processor, Control Data Publication No. 60257200 (Feb. 1967).

CDC 6400/6500/6600 Ascent-to-Compass Translator; Control Data Publication No. 60191000 (Mar. 1967).

CDC 6400/6500/6600 Computer System Input/Output Specification; Control Data Publication No. 60045100 (Sep. 1967).

CDC 6400/6500/6600 Computer System Instant SMM; Control Data Publication No. 60299500 (Nov. 1969).

CDC 6400/6500/6600/ Computer Systems Compass Reference Manual; Data 60190900, Revision B (Mar. 1969).

CDC 6400/6500/6600 Computer Systems Reference Manual; Control Data Publication No. 60100000, Revision K (Aug. 1970).

CDC 6400/6500/6600 Extended Core Storage Systems Reference Manual; Control Data Publication No. 60225100, (Feb. 1968).

CDC 6400/6500/6600 Jovial General Information Manual; Control Data Publication No. 60252100A (Mar. 1969).

CDC 6400/6500/6600 Computer Systems: Ascent/Asper Reference Manual: Control Data Publication No. 60172700 (Jul. 1966).

CDC 6400/6600 Fortan Conversion Guide; Data Publication No. 60175500 (Aug. 1966).

CDC 6400/6600 Systems Bulletin (Oct. 10, 1968), 84 pages. CDC 6400/6600, Export/Import 8231 Reference Manual; Data Publication No. 60189100 (Apr. 1967).

CDC 6600 Central Processor vol. 1; Control & Memory; Data Control Publication Nol. 021067 (Mar. 1967).

CDC 6600 Central Processor, vol. 2, Functional Units; Control Data Publication No. 60239700 (Mar. 1967).

#### Page 8

CDC 6600 Chassis Tabs; Control Data Publication No. 63016700A (Apr. 1965).

CDC 6600 Chassis Tabs; Control Data Publication No. 63019800 (Mar. 1965).

CDC 6600 Chippewa Operating System; Control Data Publication No. 60124500, Revision C (Apr. 1965).

CDC 6600 Computer System 6601 A-J, 6613A/B/C, 6604A/B/C, 6614-A/B/C/ Central Processor (including Functional Units) vol. 1, Diagrams & Circuit Description; Control Data Publication No. 60119300BT (Jan. 1968).

CDC 6600 Computer System 6601 A-J, 6613A/B/C, 6604A/B/C/, 6614-A/B/C Peripheral and Control Processor/Central Memory/Clock/Extended Core Storage Coupler (Std Opt 10102 and/or Spec Opt 60080)/Power Wiring, vol. 2, Diagrams & Circuit Descriptions; Control Data Publication No. 60119300BT (Jan. 1968).

CDC 6600 Computer System Operating System/Reference Manual, SIPROS66, 1st ed.; Control Data Publication No. 60101800A (1965).

CDC 6600 Computer System Programming System/Reference Manual, vol. 1. Ascent; Control Data Publication No. 601016008 (1965).

CDC 6600 Computer System Programming System/Reference Manual, vol. 2, Asper; Control Data Publication No. 60107008 (1965).

CDC 6600 Computer System Programming vol. 3, Fortran 66; Control Data Publication No. 60101500B (1965).

CDC 6600 Computer Training Manual vol. 2, Preliminary Edition, Section 7.2 Shift Functional Units, 164 pages.

CDC 6600 Data Channel Equipment 6602-B/6612-A, 6603-B, 6622-A, 6681-B, 6682-A6683-A, S.O. 60022, 60028, 60029, Diagrams & Circuit Description' Control Data Publication No. 60125000, Revision G (Jun. 1966).

CDC 6600 Training Manual; Control Data Publication No. 60147400, Revision A (Jun. 1965).

CDC 6603-A/B/C Disk File Controller Reference Manual; Control Data Publication No. 60334000 (1970).

CDC 6638 Disk File Subsystem Training Supplement; Control Data Publication 602500800A (Oct. 1968).

CDC 6638 Disk File System Standard Option 10037-A, 6639-A/B File Controller-Diagrams and Circuit Description/Maintenance/Maintenance Aids/Parts List/Wire Lists/ Chassis Tabs; Control Data No. 60227300, Revision H (Mar. 1974).

CDC 6639-A/B Disk File Controller Reference Manual; Control Data Publication No. 60334100E (Aug. 1973).

CDC 6639 Disk Controller Training Manual Test Edition (Sep. 1967), 28 pages.

CDC APL Version 2 Reference Manual, CDC Operating Systems :NOS; Control Data Publication No. 60454000F (Nov. 1980).

CDC Basic Version 3 Reference Manual: NOS 1 & NOS/BE 1; Control Data Publication No. 19983900G (Oct. 1980).

CDC Chippewa Operating System, Document Class ERS, System No. E012, Version 1.1; External Reference Specifications-Chippewa Operating System, (Jun. 1966).

CDC Chippewa Operating System, Document Class SIR, System No. E012, Version 1.0, (Mar. 3, 1966).

CDC Chippewa Operating System, Document Class SIR, System No. E012, Version 1.1, (Mar. 3, 1966).

CDC Cobol Version 4 Instant Manual, Cyber 170 Series, Cyber 70 Models 72, 73, 74, 6000 Series; Control Data Publication No. 60497000A (Feb. 1976).

CDC Cobol Version 5 Instant Manual, Operating Systems: NOS 1/BE 1; Control Data Publication No. 60497300B (Feb. 198).

CDC Codes/Control Data 6400/6500/6600 Computer Systems; Control Data Publication No. 60141900, Revision C  $(1966, 1967)$ .

CDC Codes/Control Data 6400/6500/6600/6700 Computer Systems; Control Data Publication No. 60141900, Revision D (1966, 1967).

CDC Codes/Control Data 6600; Control Data Publication No. 60141900, Revision A (May 1965).

CDC Compass Version3 Instant, Operating Systems: NOS 1, NOS 2, NOS/BE 1, Scope 2; Control Data Publication No. 60492800D (Jun. 1982).

CDC Course No. FH4010-1C, NOS Analysis, Student Handbook, Revision C (Apr. 1980).

CDC Course No. FH4010-4C NOS Analysis, Study Dump (Apr. 1980).

CDC Cyber 170 Models 720, 730, 740, 750 and 760 Model 176 (Level B/C) Computer Systems, Codes; Control Data Publication No. 60456920C, (Jun. 1981).

CDC Cyber 70 Computer Systems Models 72, 73, 74, 6000 Computer Systems: Fortran Reference Manual Models 72, 73, 74 Version 2.3, 6000 Version 2.3; Control Data Publication No. 19980400, Revision F (Jul. 1972).

CDC Cyber 70 Computer Systems Models 72, 73, 74, 76, 7600 Computer System, 6000 Computer Systems-ALGOL Reference Manual, Cyber 70 Series Version 4, 6000 Series Version 4, 7600 Series Version 4; Control Data Publication No. 60384700A (Aug. 1973).

CDC Cyber 70 Computer Systems Models 72, 73, 74, 76, 7600 Computer System, 6000 Computer Systems: Cobol Instant Models 72, 73, 74 Version 4, Model 76 Version 1, 6000 Version 4; Control Data Publication No. 60328400A (Dec. 1971).

CDC Cyber 70 Computer Systems Models 72, 73, 74, 76, 7600 Computer System, 6000 Computer Systems: Fortran Extended Instant Models 72, 73, 74 Version 4, Model 76 Version 2, 7600 Version 2, 6000 Version 4; Control Data Publication No. 60357900A (Nov. 1971).

CDC Cyber 70 Computer Systems Models 72, 73, 74, 76 7600 Computer System, 6000 Computer Systems: Fortran Extended Reference Manual Models 72, 73, 74 Version 4, Model 76 Version 2, 6000 Version 4; Control Data Publication No. 60306600A (Oct. 1971).

CDC Cyber 70 Series 6000 Series Computer Systems: APL \*Cyber Reference Manual; Control Data Publication No. 19980400B (Jul. 1973).

CDC Cyber 70 Series Computer Systems 72, 73, 74, 6000 Series Computer Systems-Kornos 2.1 Workshop Reference Manual; Control Data Publication No. 97404700D  $(1976).$ 

CDC Cyber 70 Series Models 72/73/74, 6000 Series Computer Systems, Krono 2.1 Operator Guide; Control Data Guide; Control Data Publication 60407700A (Jun. 1973).

CDC Cyber 70 Series Models 72/73/74, 6000 Series Computer Systems, Kronos 2.1 Installation Handbook; Control Data Publication No. 60407500A (Jun. 1973).

CDC Cyber 70 Series Models 72/73/74, 6000 Series Computer Systems, Kronos 2.1 Time-Sharing User's Reference Manual; Control Data Publication No. 60407600B (May 1974).

Page 9

CDC Cyber 70/ Model 76 Computer System, 7600 Computer System: Fortran Run, Version 2 Reference Manual; Control Data 60360700C (May 1974).

CDC Cyber Interactive Debug Version 1 Guide for Users of Fortran Extended Version 4, CDC Operating Systems: NOS 1, NOS/ BE1, Control Data Publication No. 60482700A (Feb. 1979).

CDC Cyber Interactive Debug Version 1 Guide for Users of Fortran Version 5, Operating Systems: NOS 1, NOS/ BE 1; Control Data Publication No. 6048100C (Sep. 1984).

CDC Cyber Interactive Debug Version 1 Reference Manual, NOS 1, NOS 2, NOS/ BE 1; Data Control Publication No. 60481400D (Jun. 1984).

CDC Cyber Loader Version 1 Instant, CDC Operating System NOS1, NOS/ BE 1; Control Data Publication No. 60449800C (Aug. 1979).

CDC Disk Storage Subsystem-Operation and Programming Manual; Control Data Publication No. 60383900, Version T (1972-1980).

CDC Fortran Extended 2.0, Document Class ERS, System No. C012, (Dec. 1966).

CDC Fortran Extended 2.0, Document Class IMS, Internal Maintenance Specifications 64/65/6600 V Fortran Extended Version 2 (Mar. 1969).

CDC Fortran Extended Version 4 Instant Manual, Operating Systems: NOS 1, NOS/BE, 1 Scope 2; Control Data Publication No. 60497900B (Jun. 1981).

CDC Fortran Extended, Sales Technical Memorandum (May 1967).

CDC Fortran Version 5 Instant, CDC Operating System: NOS 1, NOS/ BE 1, Scope 2; Control Data Publication No. 60483900A (Jan. 1981).

CDC GED Fortran Extended 1.0, Product No. C012, Dept. No. 254, Project No. 4P63FTN (Aug. 1967).

CDC Instant 6400/3500/6500 Simula; Control Data Publication No. 60235100, Revision A (Feb. 1969).

CDC Instant 6400/6500/6600 Compass; Control Data Publication No. 60191900, Revision A (1968).

CDC Instant Fortran 2.3 (6000 Series); Data Publication No. 60189500D (May 1969).

CDC Internal Maintenance Specification; Fortran V5.; Control Data Publication No. 77987506A.

CDC Internal Maintenance Specification; Fortran V5.; Control Data Publication No. 77987506A.

CDC Kronos 2.1 Reference Manual vol. 1 of 2; Control Data Cyber 70 Series Models 72/73/74, 6000 Series Computer Systems; Control Data Publication No. 60407000D (Jun. 1975).

CDC Kronos 2.1 Time-Sharing User's Reference Manual, Cyber 70 Series Models 72, 73, 74, 6000 Series Computer Systems; Control Data Publication No. 60407600D (Jun.  $1975$ ).

CDC Model dd 60A Computer Control Console/Customer Engineering Manual; Control Data Publication No. 82100010 (Mar. 1965).

CDC Model dd60b Computer Control Console/Customer Engineering Manual/ Control Data Publication No. 82103500 (Feb. 1967).

CDC Network Products: Network Access Method Version 1, Network Definition Language Reference Manual; Control Data Publication No. 60480000J (May 1981).

CDC Network Products: Network Terminal User's Instant-Operating System NOS 1; Control Data Publication No. 60456270C, (Oct. 1980).

CDC NOS 2 Operations Handbook; Control Data Publication No. 60459310, (Aug. 1994).

CDC NOS Version 1 Applications Programmer's Instant, CDC Computer Systems; Cyber 170 Series, Cyber 70 Models, 71, 72, 73, 74, 6000 Series; Control Data Publication No. 60436000H (Jan. 1980).

CDC NOS Version 1 Internal Maintenance Specification vol. 1 of 3; Control Data Publication No. 60454300B (Aug. 1979).

CDC NOS Version 1 Internal Maintenance Specification vol. 2 of 3; Control Data Publication No. 60454300B (Aug. 1979).

CDC NOS Version 1 Internal Maintenance Specification vol. 3 of 3; Control Data Publication No. 60454300B (Aug. 1979).

CDC NOS Version 1 Operator's Guide, CDC Computer Systems: Cyber 170 Series, Cyber 70 Model 71, 72, 73, 74, 6000 Series (Dec. 1980).

CDC NOS Version 1 Reference Manual vol. 1 of 2, CDC Computer Systems: Cyber 170 Series, Cyber 70 Models 71,72, 73, 74, 6000 Series; Control Data Publication No. 60435400J (1979).

CDC NOS Version 1 Reference Manual vol. 2 of 2, CDC Computer Systems: Cyber 170 Series, Cyber 70 Models 71, 72, 73, 74, 6000 Series; Control Data Publication No. 60445300E (1977).

CDC NOS Version 1 System Maintenance Reference Manual; Control Data Publication No. 60455380H (Apr. 1981).

CDC NOS Version 2 Analysis Handbook. Cyber 180, Cyber 170, Cyber 70 Models 71, 72, 73, 74, 6000; Control Data Publication No. 60459300D (Oct. 84).

CDC NOS Version 2 Analysis Handbook; Control Data Publication No. 60459300U (Jul. 1994).

CDC NOS Version 2 Installation Handbook, Cyber 180, Cyber 170, Cyber 70 Models 71, 72, 73, 74, 6000; Control Data Publication No. 60459320E\_(Mar. 1985).

CDC NOS Version 2 Operation/Analysis Handbook, Cyber 170, Cyber 70 Models 71, 72, 73, 74 6000, Control Data Publication No. 60459310C (Oct. 1983).

CDC NOS Version 2 System Maintenance Reference Manual, Cyber 170, Cyber 70 Models 71, 72, 73 74, 6000; Control Data Publication No. 60459300C (Oct. 1983).

CDC NOS/BE Version 1 Diagnostic Handbook, Cyber 180; Cyber 170, Cyber 70 Models 71, 72, 73, 74, 6000; Control Data Publicaton No. 60494400-V (1986).

CDC NOS/BE Version 1 Installation Handbook, Cyber 180, Cyber 170, Cyber 70 Models 71, 72, 73, 74, 6000; Control Data Publication No. 60494300AB (Dec. 1988).

CDC NOS/BE Version 1 Reference Manual, Cyber 170 Series, Cyber 70 Models 71, 72, 73, 74, 6000 Series; Control Data Publication No. 60493800M 1981.

CDC Outline of Reports on Feasibility Study of 64/6600 Fortran Ver 3.0 and Conversational Fortran, Fortran Study Project, Product No. X010, Dept. No. 254, Project No. 4P63,  $(Jun. 1966)$ 

CDC Pascal Version 1 Reference Manual, Operating Systems: NOS 2; Control Data Publication No. 60497700 (Sep. 1983).

CDC Pascal Version 1 Reference Manual, Operating Systems: NOS 2; Control Data Publication No. 60497700A (Dec. 1982).

Page 10

CDC PL/1 Version 1 Instant, CDC Operating Systems: NOS 1, NOS/ BE1, Control Data Publication No. 60483700A (Nov. 1979).

CDC Simscript 11.5 Instant, Control Data Publication No. 84000450B (Sep. 1978).

CDC Sort/Merge Version 4 and 1 Instant, Operating Systems: NOS 1, NOS/BE 1, Scope 2; Control Data Publication No. 60497600C (Jan. 1981).

CDC Sort/Merge Vision 5 Reference Manual, Operating Systems: NOS 2, NOS/ BE 1; Control Data Publication No. 60484800C (Feb. 1984).

CDC SYMPL Version 1 Instant, NOS 1, NOS/BE 1, Scope 2; Control Data Publication No. 60482600A (May 1978).

CDC SYMPL Version 1 Users Guide, Operating Systems: NOS 1, NOS/BE 1, Scope 2; Control Data Publication No. 60499800B (Apr. 1978).

CDC Update Instant, Cyber 170 Series, Cyber 70 Series, 6000 Series, 7600 Computer Systems; Control Data Publication No. 60450000A (Nov. 75).

CDC Update Reference Manual Operating Systems: Scope 3.4, Kronos 2.1; Control Data Publication No. 60342500, Revision H (1971-1976).

CDC Xedit Version 3 Reference Manual, Operating System: NOS 1; Control Data Publication No. 60455730B (Aug. 1979).

Chippewa Laboratories Fortran Compiler Run, Preliminary Edition, CDC 6000 Series Computer Systems, (Apr. 1966).

Cho et al., WAM 3.6: A 40K Cache Memory and Memory Management Unit, ISSCC '86, Feb. 19, 1986.

Cordell, II et al., "Advanced Interactive Executive Program Development Enviornment," IBM Systems Journal, 1987;  $26(4):381-382.$ 

Crawford, "The i486 Executing Instructions in One Clock Cycle," IEEE Micro, pp. 28-36 (Feb. 1990).

Disk Routines and Overlays, Chippewa Operating System, CDC Development Division-Applications, (Nov. 1965).

Dowsing et al., "Computer Architecture: A First Course, Chapter 6: Architecture and the Designer," Van Nostrand Reinhold (UK) Co. Ltd., pp. 126-139.

Evans et al., "An Experimental 512-bit Nonvolatile Memory with Ferroelectric Storage Cell," IEEE Journal of Solid-State Circuits, 23(5):1171-1175.

Field Maintenance Print Set, KA780-01-01 Rev. A.

Fisher et al., "Very Long Instruction Word Architectures and the ELI-512," ACM pp. 140-150 (1983).

Furber, VSLI RISC Architecture and Organization, Chapter 3: Commercial VLSI RISC, pp. 124-129, Marcel Dekker, Inc., 1989.

GB Patent Application 8233733, INMOS, Ltd. Microcomputer, filed Nov. 26, 1962.

GE 600 Series, publication.

Gershon, Preface, IBM Systems Journal 26(4):324-325.

Green et al., "A Perspective on Advanced Peer-to-Peer Networking," IBM Systems Journal, 1987; 26(4):414-428.

Grimes et al., "64 bit Processor, The Intel i860 64 Bit Processor: A General-Purpose CPU with 3D Graphics Capabilities", published by Intel, p. 85 (Jul. 1989).

Hansen, "A RISC Microprocessor with Integral MMU and

Cache Interface," ICCD '86, pp. 145-148, 1986.<br>Hennessy et al., "Hardware/software Tradeoff for Increased Performance," Technical Report No. 22.8, Computer Systems Laboratory, Feb. 1983, 24 pages.

Hennessy et al., "The MIPS Machine", COMPCON, IEEE, Spring 1982, pp. 2-7.

Hennessy, "Performance Issues in VLSI Processor Design," IEEE on VLSI in Computers, pp. 153-156 (1983)

Hinton, 80960-Next Generation, Compcon Spring 89, IEEE, 13-18 (1989).

Hollingsworth et al., "The Fairchild Clipper: Instruction Set Architecture and Processor Implementation," Report No. UCB/CSD 87/329, Computer Science Division (EECS), University of California Berkeley, California, (Feb. 11, 1987).

HP 9000 Instrument Controllers, Technical Specifications Guide, Oct. 1989.pdf.

HP 9000 Series Computer Systems, HP-UX Reference 09000-090004, Preliminary Nov. 1982.

Hughes, "Off-Chip Module Clock Controller", Delphion, IBM Technical Disclosure Bulletin, Sep. 1989.

Hunter, "Introduction to the Clipper Architecture," IEEE Micro, pp. 6-26 (Aug. 1987).

IBM RT PC, BYTE 1986 Extra Edition, Inside The IBM PCs, pp. 60-78.

INMOS Limited, IMS T424 Transputer Reference Manual, 1984.

Intel 388Tm DX Microprocessor 32-Bit CHMOS Microprocessor With Integrated Memory Management (1995).

Intel 80960CA User's Manual published by Intel (1989). Intel Architecture Optimization Manual, Order No. 242816-003, published by Intel (1997).

Intel Architecture Software Developer's Manual, vol. 1; Basic Architecture, published by Intel (1997).

Intel 8080A/8080A-1/8080A-2, 8-Bit N-Channel Microprocessor, Order No. 231453-001, Its Respective Manufacturer (Nov. 1986).

Johnson et al., "A Variable Delay Line PLL for CPU-Coprocessor Synchronization," IEEE Journal of Solid-State Circuits, 23(5): 1218-1223, Oct. 1988.

Katevenis et al., "Reduced Instruction Set Computer Architecture for VLSI," Doctoral Dissertation, Oct. 1983.

Katevenis et al., "The RISC II Micro-Architecture," Journal of VLSI and Computer Systems, 1(2):138-152 (1984).

Kipp, "Micron Technology Inc. Reports Financial Results," Business Wire, New York, Sep. 26, 1988.

Kohn et al., "Introducing Intel i860 64-Bit Microprocessor," Intel Corporation, IEEE Micro (Aug. 1989).

Koopman, "RTX 4000," Proceedings of 1989 Rochester Forth Conference, pp. 84-86.

Koopman, "The WISC Concept: A proposal for a writable instruction set computer," BYTE, pp. 187-193. (Apr. 1987). Koopman, Jr. et al. "MVP Microcoded CPU/16 Architecture," Proceedings of 1986 Rochester Forth Conference, pp. 277-280.

Koopman, Jr. et al., "WISC Technologies, Inc., Writable Instruction Set, Stack Oriented Computers: The WISC Concept," 1987 Rochester Forth Conference, Journal of Forth Application and Research, 5(1):49-71.

Koopman, Jr., Slack Computers: the new wave, 1989.

Loucks et al., "Advanced interactive Executive (AIX) Operating System Overview," IBM Systems Journal, 1987; 26(4):326-345.

Matick, "Self-Clocked Cache," Delphion, IBM Technical Disclosure Bulletin, Apr. 1985.

Miller, Frequency Modulated Ring Oscillator for a Mode Regulated Substrate Bias Generator, Delphion, IBM Technical Disclosure Bulletin, Sep. 1989.

Mills et al, "Box Structured Information Systems," IBM Systems Journal, 1987; 26(4):395-413.
## US 5,809,336 C1

Page 11

MMP Portfolio, News Release: Roland Becomes 50th Licensee, Setting a Major Milestone in Moore Microprocessor Patent Licensing Program, 3 pages (May 1, 2009).

Moussouris et al., "A CMOS RISC Processor Integrated System Functions," Proceedings of 31st IEEE Computer Society International Conference, Cathedral Hill Hotel, San Francisco, CA Mar. 3-6, 1986, pp .126-131, 1986.

Olson, Semiconductor Die with Wiring Skirt (Packaging Structure), Delphion, IBM Technical Disclosure Bulletin, Jul. 1978.

O'Neil, "Pipeline Memory System for Drams", Delphion, IBM Technical Disclosure Bulletin, May 1989.

Patterson et al., "RISC I: A Reduced Instruction Set VLSI Computer," Proceedings of the 8th annual symposium on Computer Architecture on Computer Architecture, Miinneapolis, Minnesota, pp. 443-457 (May 1981).

Pountain, "The Archimedea A310," BYTE, 1987.

Przybyiski et al., "Organization and VLSI Implementation of MIPS," Technical Report CSL-TR-84-259, Apr. 1984.

Przybyiski, "The Design Verification and Testing of MIPS", 1984 Conference on Advanced Research in VLSI, pp.  $100 - 109$ 

Roche et al., "Method of Assuring a Two-Cycle Start, Zero Cycle Stop, Non-Chopping on Chip Clock Control Throughout a VLSI Clock System," Delphion, IBM Technical Disclosure Bulletin, Sep. 1989.

Rowen et al., "A Pipelined 32b NMOS Microprocessors and Microcontrollers," IEEE International Solids-State Circuits Conference, pp. 180-181, 1984.

Rubinfeld et al., "The CVAX CPU, A CMOS VAX Microprocessor Chip", International Conference on Computer Design, Oct. 1987.

Sanamrad et al., "A Hardware System Analysis Processor," IEEE, Aug. 1987, pp. 73-80.

Shih, "Microprogramming Heritage of RISC Design," Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture, pp. 275-280  $(1990).$ 

Sultan et al., "Implementing System-36 Advanced Peer-to-Peer Networking," IBM Systems Journal, 1987; 26(4):429-452.

Thornton, J. E., "Considerations in Computer Design Leading Up To the Control Data 6600," Control Data Chippewa Laboratory (1970).

VAX 11/780 Architecture Handbook vol. 1, 1977-1978, 2-7 and G-8.

VAX 8800 System Technical Description vol. 2, EK-KA881-TD-PRE, Section 6, Instruction Box (IBOX), Preliminary Edition (Jul. 1986).

**VAX** Maintenance Handbook; VAX-11/780, EK-VAXV2-HB-002, 1983 Edition.

VL86C010 RISC Family Data Manual, Application Specific Logic Product Division, 1987.

Waters et al., "AIX Usability Enhancements and Human Factors," IBM Systems Journal, 1987; 26(4):383-394.

Williams, "Chip Set Tackles Laptop Design Issues, Offers Flat-Panel VGA Control," Computer Design, Oct. 15, 1988;  $27(19):21-22.$ 

IEEE Std 796-1983, Microcomputer System Bus, pp. 9-46 (Dec. 1983).

Mead & Conway, Introduction to VLSI Systems, pp. 1-429  $(1980).$ 

US 5,809,336 C1

5

 $15$ 

55

### 1

# **EX PARTE REEXAMINATION CERTIFICATE ISSUED UNDER 35 U.S.C. 307**

#### THE PATENT IS HEREBY AMENDED AS **INDICATED BELOW.**

Matter enclosed in heavy brackets [ ] appeared in the patent, but has been deleted and is no longer a part of the  $10$ patent; matter printed in italics indicates additions made to the patent.

#### ONLY THOSE PARAGRAPHS OF THE SPECIFICATION AFFECTED BY AMENDMENT ARE PRINTED HEREIN.

Column 17, lines 12-37:

Most microprocessors derive all system timing from a single clock. The disadvantage is that different parts of the system can slow all operations. The microprocessor 50 pro- 20 vides a dual-clock scheme as shown in FIG. 17, with the CPU 70 operating [a synchronously] asynchronously to I/O interface 432 forming part of memory controller 118 (FIG. 2) and the I/O interface 432 operating synchronously with the external world of memory and I/O devices. The CPU 70 <sup>25</sup> executes at the fastest speed possible using the adaptive ring counter clock 430. Speed may vary by a factor of four depending upon temperature, voltage, and process. The external world must be synchronized to the microprocessor 50 for operations such as video display updating and disc 30 drive reading and writing. This synchronization is performed by the I/O interface 432, speed of which is controlled by a conventional crystal clock 434. The interface 432 processes requests for memory accesses from the microprocessor 50 and acknowledges the presence of I/O data. The micropro- 35 cessor 50 fetches up to four instructions in a single memory cycle and can perform much useful work before requiring another memory access. By decoupling the variable speed of the CPU 70 from the fixed speed of the I/O interface 432, optimum performance can be achieved by each. Recoupling 40 between the CPU 70 and the interface 432 is accomplished with handshake signals on lines 436, with data/addresses passing on bus 90, 136.

AS A RESULT OF REEXAMINATION, IT HAS BEEN 45 DETERMINED THAT:

Claims 3-5 and 8 are cancelled.

Claims 1, 6 and 10 are determined to be patentable as 50 amended.

Claims 2, 7 and 9, dependent on an amended claim, are determined to be patentable.

New claims 11-16 are added and determined to be patentable.

1. A microprocessor system, comprising a single integrated circuit including a central processing unit and an 60 entire ring oscillator variable speed system clock in said single integrated circuit and connected to said central processing unit for clocking said central processing unit, said central processing unit and said ring oscillator variable speed system clock each including a plurality of electronic 65 devices correspondingly constructed of the same process technology with corresponding manufacturing variations, a

 $\overline{2}$ 

processing frequency capability of said central processing unit and a speed of said ring oscillator variable speed system clock varying together due to said manufacturing variations and due to at least operating voltage and temperature of said single integrated circuit; an on-chip input/output interface connected to exchange coupling control signals, addresses and data with said central processing unit; and a second clock independent of said ring oscillator variable speed system clock connected to said input/output interface, wherein a clock signal of said second clock originates from a source other than said ring oscillator variable speed system clock.

6. A microprocessor system comprising:

- a central processing unit disposed upon an integrated circuit substrate, said central processing unit operating at a processing frequency and being constructed of a first plurality of electronic devices;
- an entire oscillator disposed upon said integrated circuit substrate and connected to said central processing unit, said oscillator clocking said central processing unit at a clock rate and being constructed of a second plurality of electronic devices, thus varying the processing frequency of said first plurality of electronic devices and the clock rate of said second plurality of electronic devices in the same way as a function of parameter variation in one or more fabrication or operational parameters associated with said integrated circuit substrate, thereby enabling said processing frequency to track said clock rate in response to said parameter variation; an on-chip input/output interface, connected between said central processing unit and an off-chip external memory bus, for facilitating exchanging coupling control signals, addresses and data with said central processing unit; and
- an off-chip external clock, independent of said oscillator, connected to said input/output interface wherein said off-chip external clock is operative at a frequency independent of a clock frequency of said oscillator and wherein a clock signal from said off-chip external clock originates from a source other than said oscillator.

10. In a microprocessor system including a central processing unit, a method for clocking said central processing unit comprising the steps of:

- providing said central processing unit upon an integrated circuit substrate, said central processing unit being constructed of a first plurality of transistors and being operative at a processing frequency;
- providing an entire variable speed clock disposed upon said integrated circuit substrate, said variable speed clock being constructed of a second plurality of transistors:
- clocking said central processing unit at a clock rate using said variable speed clock with said central processing unit being clocked by said variable speed clock at a variable frequency dependent upon variation in one or more fabrication or operational parameters associated with said integrated circuit substrate, said processing frequency and said clock rate varying in the same way relative to said variation in said one or more fabrication or operational parameters associated with said integrated circuit substrate;
- connecting an [on chip] on-chip input/output interface between said central processing unit and an off-chip external memory bus, and exchanging coupling control signals, addresses and data between said input/output interface and said central processing unit; and

#### US 5,809,336 C1

clocking said input/output interface using an off-chip external clock wherein said off-chip external clock is operative at a frequency independent of a clock frequency of said variable speed clock and wherein a clock signal from said off-chip external clock originates 5 from a source other than said variable speed clock.

11. A microprocessor system, comprising a single integrated circuit including a central processing unit and an entire ring oscillator variable speed system clock in said single integrated circuit and connected to said central pro- 10 cessing unit for clocking said central processing unit, said central processing unit and said ring oscillator variable speed system clock each including a plurality of electronic devices correspondingly constructed of the same process technology with corresponding manufacturing variations, a 15 processing frequency capability of said central processing unit and a speed of said ring oscillator variable speed system clock varying together due to said manufacturing variations and due to at least operating voltage and temperature of said single integrated circuit; an on-chip input/output 20 interface connected to exchange coupling control signals. addresses and data with said central processing unit; and a second clock independent of said ring oscillator variable speed system clock connected to said input/output interface, wherein said central processing unit operates asynchro- 25 nously to said input/output interface.

12. The microprocessor system of claim 11, in which said second clock is a fixed frequency clock.

13. A microprocessor system comprising: a central processing unit disposed upon an integrated circuit substrate, 30 said central processing unit operating at a processing frequency and being constructed of a first plurality of electronic devices:

- an entire oscillator disposed upon said integrated circuit substrate and connected to said central processing unit, 35 said oscillator clocking said central processing unit at a clock rate and being constructed of a second plurality of electronic devices, thus varying the processing frequency of said first plurality of electronic devices and the clock rate of said second plurality of electronic 40 devices in the same way as a function of parameter variation in one or more fabrication or operational parameters associated with said integrated circuit substrate, thereby enabling said processing frequency to track said clock rate in response to said parameter 45 variation:
- an on-chip input/output interface, connected between said central processing unit and an off-chip external

4

memory bus, for facilitating exchanging coupling control signals, addresses and data with said central processing unit; and

an off-chip external clock, independent of said oscillator, connected to said input/output interface wherein said off-chip external clock is operative at a frequency independent of a clock frequency of said oscillator and further wherein said central processing unit operates asynchronously to said input/output interface.

14. The microprocessor system of claim 13 wherein said one or more operational parameters include operating temperature of said substrate or operating voltage of said substrate

15. The microprocessor system of claim 13 wherein said oscillator comprises a ring oscillator.

16. In a microprocessor system including a central processing unit, a method for clocking said central processing unit comprising the steps of:

- providing said central processing unit upon an integrated circuit substrate, said central processing unit being constructed of a first plurality of transistors and being operative at a processing frequency;
- providing an entire variable speed clock disposed upon said integrated circuit substrate, said variable speed clock being constructed of a second plurality of transistors:
- clocking said central processing unit at a clock rate using said variable speed clock with said central processing unit being clocked by said variable speed clock at a variable frequency dependent upon variation in one or more fabrication or operational parameters associated with said integrated circuit substrate, said processing frequency and said clock rate varying in the same way relative to said variation in said one or more fabrication or operational parameters associated with said integrated circuit substrate;
- connecting an on-chip input/output interface between said central processing unit and an off-chip external memory bus, and exchanging coupling control signals, addresses and data between said input/output interface and said central processing unit; and
- clocking said input/output interface using an off-chip external clock wherein said off-chip external clock is operative at a frequency independent of a clock frequency of said variable speed clock, wherein said central processing unit operates asychronously to said input/output interface.

Case3:12-cv-03877-VC Document97-3 Filed08/18/15 Page1 of 34

# Exhibit "T"

# **United States Patent** [19]

## Magar

Best Available Copy<sup>[45]</sup>

#### $[54]$ **MICROCOMPUTER WITH RUS INTERCHANGE MODULE**

- [75] Inventor: Surendar S. Magar, Houston, Tex.
- $[73]$ Assignee: **Texas Instruments Incorporated.** Dallas, Tex.
- $[21]$  Appl. No.: 619,650
- [22] Filed: Jun. 15, 1984

## Related U.S. Application Data

- Continuation of Ser. No. 347,860, Feb. 11, 1982.  $[63]$
- $[51]$
- $\overline{52}$
- 

#### $[56]$ **References Cited**

#### **U.S. PATENT DOCUMENTS**



#### **Patent Number:** 4,503,500  $[11]$

#### Date of Patent: Mar. 5, 1985

4,378,589 3/1983 Finnegan et al. .................... 364/200

Primary Examiner-Gareth D. Shaw Assistant Examiner-Ronni S. Malamud Attorney, Agent, or Firm-John G. Graham

#### $[57]$ **ABSTRACT**

A system for real-time digital signal processing employs a single-chip microcomputer device having separate on-chip program ROM and data RAM, with separate address and data paths for program and data. An external program address bus allows off-chip program fetch in an expansion mode, with the opcode returned by an external data bus. A bus interchange module allows transfer between the separate internal program and data busses in special circumstances. The internal busses are 16-bit, while the ALU and accumulator are 32-bit. A multiplier circuit produces a single state  $16 \times 16$  multiply function separate from the ALU, with 32-bit output to the ALU. One input to the ALU passes through a 0-to-15 bit shifter with sign extension.

#### 9 Claims, 15 Drawing Figures



Sheet 1 of 17



Sheet 2 of 17





Sheet 3 of 17



Sheet 4 of 17



Sheet 5 of 17



Sheet 6 of 17





Sheet 7 of 17



U.S. Patent Mar. 5, 1985 Sheet 8 of 17 4, 503, 500



 $Fig. 4$ 

4,503,500 Sheet 9 of 17



Sheet 10 of 17 4,503,500



 $Fig. 50$ 

 $\bar{z}$ 

Sheet 11 of 17 4,503,500







U.S. Patent Mar. 5, 1985 Sheet 13 of 17 4,503,500



Sheet 14 of 17 4,503,500



Sheet 15 of 17 4,503,500



Sheet 16 of 17 4,503,500

 $Q1, Q3$ 





Sheet 17 of 17 4,503,500



#### MICROCOMPUTER WITH BUS INTERCHANGE **MODULE**

This is a continuation of application Ser. No. 347,860, 5 filed Feb. 11, 1982.

#### **BACKGROUND OF THE INVENTION**

This invention relates to integrated semiconductor devices and systems, and more particularly to a high- 10 speed, miniaturized, electronic digital signal processing system in single-chip microcomputer form.

A microprocessor device is a central processing unit or CPU for a digital processor which is usually contained in a single semiconductor integrated circuit or 15 "chip" fabricated by "MOS/LSI" technology, as shown in U.S. Pat. No. 3,757,306 issued to Gary W. Boone and assigned to Texas Instruments. The Boone patent shows a single-chip 8-bit CPU including a parallel ALU, registers for data and addresses, an instruction 20 register and a control decoder, all interconnected using the Von Neuman architecture and employing a bidirectional parallel bus for data, address and instructions. U.S. Pat. No. 4,074,351, issued to Gary W. Boone and Michael J. Cochran, assigned to Texas Instruments, 25 shows a single-chip "microcomputer" type device which contains a 4-bit parallel ALU and its control circuitry, with on-chip ROM for program storage and on-chip RAM for data storage, constructed in the Harvard architecture. The term microprocessor usually 30 refers to a device employing external memory for program and data storage, while the term microcomputer refers to a device with on-chip ROM and RAM for program and data storage; the terms are also used interchangably, however, and are not intended as restrictive 35 as to this invention.

Subsequent to 1971 when U.S. Pat. Nos. 3,757,306 and 4,074,351 were originally filed, many improvements have been made in microprocessors and microcomputers to increase the speed and capability of these devices 40 and reduce the cost of manufacture, providing more circuitry and functions in less space, i.e., smaller chip size. Improved VLSI semiconductor processing and photolithographic techniques allow narrower line widths and higher resolution, providing added circuit 45 duced, and thus programming cost is reduced. density and higher speed, but circuit and system improvements also contribute to the goals of increased performance with smaller chip size. Some of these improvements in microcomputers are disclosed in the following U.S. Patents, all assigned to Texas Instru- 50 ments: U.S. Pat. No. 3,991,305 issued to Edward R. Caudel and Joseph H. Raymond Jr.; U.S. Pat. No. 4,156,927 issued to David J. McElroy and Graham S. Tubbs; U.S. Pat. No. 3,934,233 issued to R. J. Fisher and G. D. Rogers; U.S. Pat. No. 3,921,142 issued to J. D. 55 Bryant and G. A. Hartsell; U.S. Pat. No. 3,900,722 issued to M. J. Cochran and C. P. Grant; U.S. Pat. No. 3,932,846 issued to C. W. Brixely et al. U.S. Pat. No. 3,939,335 issued to G. L. Brantingham, L. H. Phillips and L. T. Novak; U.S. Pat. No. 4,125,901 issued to S. P. 60 Hamilton, L. L. Miles, et al; U.S. Pat. No. 4,158,432 issued to M. G. VanBavel: U.S. Pat. No. 3.757.308 and U.S. Pat. No. 3,984,816. The devices described in these patents have been of the Harvard architecture and of the 4-bit type, particularly adapted for calculator or 65 controller applications.

Additional examples of microprocessor and microcomputer devices in the evolutation of this technol-

ogy are described in publications. In Electronics, Sept. 25, 1972, pp. 31-32, a 4-bit P-channel MOS microcomputer with on-chip ROM and RAM is shown which is similar to U.S. Pat. No. 3,991,305. Two of the most widely used 8-bit microprocessors like that of U.S. Pat. No. 3,757,306 are described in Electronics, Apr. 18, 1974 at pp. 88-95 (the Motorola 6800) and pp. 95-100 (the Intel 8080). A microcomputer version of the 6800 is described in Electronics, Feb. 2, 1978 at pp. 95-103. Likewise, a single-chip microcomputer version of the 8080 is shown in Electronics, Nov. 25, 1976 at pp. 99–105. Another single-chip microcomputer, the  $M_{OS}$ tek 3872, is shown in Electronics, May 11, 1978, at p. 105-110 and an improved version of the 6800 is disclosed in ELectronics, Sept. 17, 1979 at pp. 122-125. Sixteen-bit microprocessors based on minicomputer instruction sets evolved such as the part number<br>TMS9900 described in a book entitled "9900 Family Systems Design", published in 1978 by Texas Instruments Incorporated, P.O. Box 1443, M/S 6404, Houston, Tex. 77001, Library of Congress Catalog No. 78-058005. The 8086, a 16-bit microprocessor evolving from the 8080, is described in Electronics, Feb. 16, 1978, pp. 99-104, while a 16-bit microprocessor identified as the 68000 (based on the 6800) is described in Electronic Design, Sept. 1, 1978 at pp. 100-107, and in IEEE Computer, Vol. 12. No. 2, pp. 43-52 (1979).

These prior 8-bit and 16-bit microprocessors and microcomputers have been general-purpose processors of the Von Neuman architecture with multiplexed address/data busses, and usually have been microcoded as described in U.S. patent application Ser. No. 209,915, filed Nov. 24, 1980 by Guttag, McDonough and Laws (now U.S. Pat. No. 4,402,043, or Ser. No. 253,624, filed Apr. 13, 1981, by Hayn, McDonough and Bellay, both assigned to Texas Instruments, and at pp. 28-34, IEEE Spectrum, March 1979, by McKevitt and Bayliss, or Proceedings 11th Annual Microprogramming Workshop, December, 1979 by Stintter and Tredenick. Microcoding, originally described by Wilkes in 1951, employs a control ROM to store microinstruction sequences entered by instruction words; the programmer works in a higher level machine code, so the number of assembly language code statements is supposedly re-

In contrast, a special-purpose high-speed microcomputer device according to the embodiment of the invention described herein departs from these contemporary microprocessor devices in several major respects in order to achieve substantial speed and performance advantages. This device is a non-microcoded processor of modified Harvard architecture.

It is the principal object of this invention to provide improved features of a microcomputer device and system, particularly one adapted for real-time digital signal processing. Another object is to provide a high-speed microcomputer of enhanced capabilities.

#### SUMMARY OF THE INVENTION

In accordance with one embodiment, features of the invention are included in a system for real-time digital signal processing employing a single-chip microcomputer device having separate on-chip program ROM and data RAM, with separate address and data paths for program and data. An external program address bus allows off-chip program fetch in an expansion mode. with the opcode returned by an external data bus. A bus interchange module allows transfer between the sepa-

 $35$ 

rate internal program and data busses in special circumstances. The internal busses are 16-bit, while the ALU and accumulator are 32-bit. A multiplier circuit produces a single state  $16 \times 16$  multiply function separate from the ALU, with 32-bit output to the ALU. One 5 input to the ALU passes through a 0-to-15 bit shifter with sign extension.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the in- 10 vention are set forth in the appended claims. The invention itself, however, as well as other features and advantages thereof, will be best understood by reference to the detailed description which follows, read in conjunction with the accompanying drawings, wherein; 15

FIG. 1 is an electrical diagram in block form of a microcomputer system employing features of the invention:

FIG. 2 is an electrical diagram in block form of an MOS/LSI microcomputer device (including a CPU or  $20$ central processor unit) employed in the system of FIG. 1 and utilizing features of the invention;

FIGS.  $3a-3mm$  are timing diagrams showing voltage or event vs. time in the operation of the microcomputer of FIG.  $2$ :

25 FIGS. 4 and 4a are greatly enlarged plan views of a semiconductor chip containing the microcomputer of FIG. 2, showing the physical layout of the various parts of the device:

FIGS. 5a-5i are electrical schematic diagram of par- $_{30}$ ticular circuits in the microcomputer device of FIG. 2.

### DETAILED DESCRIPTION OF SPECIFIC **EMBODIMENT**

#### Microprocessor System

The microcomputer device to be described herein is primarily used for signal processing, but concepts thereof may be used in processor devices of various configurations, and these devices may be used in many different systems; in one embodiment the microcom- 40 puter is used in a system shown in generalized form in FIG. 1. The system may be, for example, a voice communication system, a speech analysis system, a small "personal" or "home" computer, a single-board general purpose microcomputer, a word processing system, a 45 computer terminal having local processing capability with display and typewriter keyboard, or any one of many applications of various types. The system includes a single-chip MOS/LSI central processing unit or microcomputer 10 which will be described in detail, along 50 with a program or data memory 11 and input/output or I/O devices 12. Usually the I/O devices 12 for the typical system include analog-to-digital and/or digitalto-analog converters, a modem, a keyboard, a CRT display, a disc drive, etc. Often the I/O 12 includes 55 coupling to a general purpose processor; that is the microcomputer 10 is an attached processor in a larger system with interface via the I/O 12. The microcomputer 10, program data memory 11 and I/O 12 communicate with one another by two multibit, parallel ad- 60 dress and data busses, D and RA, along with a control bus 13. The microcomputer 10 has suitable supply voltage and crystal-input terminals; for example, the device employs a single  $+5$  V Vcc supply and ground or Vss, and a crystal is connected to terminals X1 and X2 of the 65 address and data busses RA and D and control bus 13, device 10 to control certain system timing. The microcomputer 10 is a very high speed device with a crystal input of 20 MHZ, providing an instruction exe-

cution rate of five million per second, in one embodiment.

The microcomputer device 10 is a general purpose microcomputer specifically aimed at serving a large class of serial signal processing problems such as digital filtering, signal handling for telecommunications modems (modulation, demodulation), data compression for linear predictive code (LPC) speech signals, fast Fourier transforms, and in general for virtually all computation intensive analog system functions, including detection, signal generation, mixing, phase tracking, angle measurement, feedback control, clock recovery, correlation, convolution, etc. It is suitable for applications which have computational requirements similar to those for control and signal processing, such as coordinate transformation, solution of linear differential equations with constant coefficients, averaging, etc. The device 10 is usually interfaced via I/O 12 to a general purpose processor such as a 99000, an 8600 or a 68000, to construct processing systems as will be explained.

It is understood that, even though described in the context of a microcomputer in the preferred embodiment, with an on-chip program ROM 14 and data RAM 15, nevertheless, some concepts of the invention may be used in a single-chip microprocessor with all off-chip program memory and/or data memory instead of the on-chip memory illustrated. Indeed, modes of operation are provided which disable the on-chip memory. Also, a microcomputer is shown having two separate external program address and data busses instead of the multiplexed, bidirectional busses which are now common, but some features herein disclosed are applicable where busses are multiplexed. The advantage of separating the busses and separating program and data memory space is speed.

In general terms, the system of FIG. 1 functions in the following manner: the microcomputer 10 fetches an instruction word internally by accessing the ROM 14 or externally by sending out an address on the ROM address bus RA to the memory 11 (and RCLK-on control bus 13). If external, the instruction word is received back via the data bus D from the addressed location in the memory 11. This instruction is executed in the next machine cycle (of length of 200 ns defined by a 20 MHz clock or crystal  $X1, X2$ ) while a new instruction is being fetched; execution of an instruction may include accessing the on-chip RAM 15 for an operand, or writing a result into data RAM 15, and an arithmetic or logic operation in ALU.

In the example to be described in detail, a 12-bit instruction address applied internally to ROM 14 or externally to the RA bus directly addresses  $2^{12}$  or 4K words of program instruction or constants in ROM 14 and memory 11. When reading from memory 11, a DEN-(data bus enable bar) command is asserted on control bus 13. It is also possible to write into the memory 11, and for this purpose a  $WE -$  (write enable bar) command is asserted by the device 10 on one of the control bus lines 13; the memory 11 may contain read/write memory devices in some or all of the address space, so the  $WE$  - command permits a write function.

The  $1/O$  devices  $12$  are addressed as ports; this interface to external devices 12 is accomplished using the but the I/O devices 12 do not occupy locations in the logical address space like the memory 11. This is in contrast to conventional memory-mapped I/O.

Data input/output via I/O or peripherals 12 employs a 3-bit field from the bus RA to select one of eight 16-bit ports in peripheral circuitry 12. The selected 16-bit port is then accessed for read or write via the bus D. This operation uses one of the two instructions IN or OUT. 5 on the control bus 13,  $WE -$  is active for write or OUT. or DEN- is active for read or IN. A ROM clock  $RCLK -$  is active on control bus 13 on every machine cycle except when either  $DEN - or WE -$  is active: that is, the memory 11 is activated by  $RCLK -$  for 10 possible instruction word access from off-chip in each machine cycle, but if accessing peripheral 12 using  $DEN - or WE - then the RCLK - does not occur.$ 

A reset signal  $RS$  – on the control bus 13 clears the program counter and address bus RA (resets to zero), 15 sets the data bus D in a high impedance state, and the memory controls DEN-, WE- and RCLK- in an inactive (high) state. All address and temporary data registers within the microcomputer 10 are cleared by a reset routine in the ROM 14, but the internal RAM is 20 not cleared. In this manner, the peripheral circuitry 12 (such as a main processor) can assert control, or initiate a start-up or power-on sequence.

An interrupt signal INT- on the control bus 13 causes the microcomputer 10 to halt execution (saving 25 and the architecture allows for memory expansion up to the current ROM address) and go to an interrupt vector address, unless interrupts are masked by the program.

The ME/SE- line in the control bus 13 defines the memory expansion mode or systems emulator mode for the microcomputer 10. When this pin is held high (at 30 4K memory space is external and the ROM 14 is not  $+$ Vcc), the microcomputer executes from on-chip ROM and off-chip memory 11, but when low (Vss) the chip is in the systems emulator mode and execution is only from the memory 11 which is PROM, EPROM or RAM so the program can be easily changed.

#### The Microcomputer Chip

The internal architecture of the microcomputer 10 is shown in a detailed block diagram in FIG. 2. This device is a single-chip semiconductor integrated circuit 40 mounted in a standard dual-in-line package or a chip carrier. Sixteen pins or terminals of the package are needed for the 16-bit data bus D, twelve to sixteen are used for the address bus RA (depending upon memory size) and the remaining terminals are used for the power 45 supply Vcc and Vss, the crystal X1, X2, and the control **bus 13.** 

In addition to the program and data memory 14 and 15, the microcomputer 10 contains a central processing unit or CPU for the system of FIG. 1, and this CPU 50 includes a 32-bit arithmetic logic unit or ALU, a 32-bit accumulator Acc to hold operands and results, multiplier M separate from the ALU, a shifter S which is one input to the ALU, status or flag decode SD, and an instruction decoder ID1 which receives part of the 55 current instruction word and generates the control bits for the CPU and data memory portions of the device 10.

The program memory 14 has associated with it a program counter PC to hold the instruction address used to access the ROM 14 or sent out on bus RA to the 60 memory 11, an instruction register IR to receive the instruction word from ROM 14, a stack ST to save program memory addresses, and an instruction decoder ID2 which receives part of the current instruction word and generates control bits for the program memory 65 portion of the microcomputer.

Associated with the data memory 15 are two auxiliary address registers AR0 and AR1 for the data memory 15, a page register ARP to select between the registers AR0 and AR1 as the data memory address, and a data page buffer DP to hold certain bits of the data memory address.

The CPU is oriented around two internal busses, a 12-bit program bus (P-Bus) and a 16-bit data bus (D-Bus). Program access and data access can thus occur simultaneously, and the address spaces are separate. A bus interchange module BIM permits loading the program counter PC from Acc, for example, or accessing ROM 14 for constants via P-Bus, BIM and D-Bus.

The two major requirements for a signal processing microcomputer are high speed arithmetic and flexibility. Performance is achieved by using separate, principally on-chip program and data memories 14 and 15, a large single accumulator Acc and a parallel multiplier M. A special purpose operation, data move, is defined within the data memory 15 which further enhances the performance in convolution operations. Flexibility has been achieved by defining an instruction set as will be described with reference to Table A, incorporating memory expansion and a single lever of interrupt.

The device can be configured with, for example, less than 2K or 2<sup>11</sup> words of on-chip program memory 14 4K or 2<sup>12</sup> words by the addition of external program memory in the memory 11. In addition, a separate mode allows the device 10 to be configured as a system emulation device; in this "system emulator" mode, the entire used.

#### The CPU

The arithmetic logic unit or ALU consists of thirty-35 two parallel stages, each separate stage performing an arithmetic or logic function on its two input bits and producing a one-bit output and carry/borrow. The ALU has two 32-bit data inputs ALU-a and ALU-b. and a 32-bit data output ALU-o to accumulator Acc. The ALU-a input is always from the accumulator Acc and the ALU-b input is always either from the shifter S or from a 32-bit product register P in the multiplier M. The particular function performed on data passing through the ALU is defined by the current instruction word in IR which is applied by the program bus P-Bus to an instruction decoder ID1. The source of the ALU-b input is defined by an input select circuit ALU-s which selects from these two alternatives, based upon the contents of the current instruction word, i.e., the outputs #C of the decoder ID1. The shifter S receives a 16-bit input Si from D-Bus and produces a 32-bit output So which is the input Si shifted from zero to fifteen places to the left. Left-shifted data is zero-filled, i.e., all right-hand bit positions are filled with zeros when data is shifted out to the left. A unique feature is that the high-order bit is sign extended during shift operations. The ALU operates in twos-complement. The shifter S includes a shift control Sc loaded with a four-bit value from P-Bus via lines Sp so an arithmetic instruction can directly define the number of bits shifted in the path from D-Bus to the ALU-b input.

In this description, the LSB is considered to be on the right and the MSB on the left, so left-shift is toward more significant bits. Bit-0 is the MSB and bit-15 is the LSB. Data is always in signed 2's complement in this architecture.

The multiplier M is a  $16 \times 16$  multiplier using carry feed-forward, constructed in partly dynamic and partly 4.503.500

static logic, to implement Booth's algorithm. One input to the multiplier M is the T register which is a 16-bit register for temporary storage of the multiplicand received from D-Bus via lines Ti. The other 16-bit input is via lines Mi from the D-Bus; this multiplier input may 5 be from the data memory 15 or may be a 13-bit multiply-immediate value derived directly from the instruction word (loaded right-justified and sign-extended).

The ALU always receives the contents of the accumulator Acc as its ALU-a input, and always stores its 10 output in Acc, i.e., Acc is always the destination and the primary operand. The unit will add, subtract and perform the logic operations of And, Or and Exclusive Or. The logic operation results are between the lower half of Acc (bits 16-31) and a 16-bit value from the data 15 memory 15. Due to passing the data memory value through the shifter S (with zero shift), the operand for the logical operation result of the MSBs (bits 0-15) is zero. The final 32-bit result reaching the accumulator is thus in two parts: Bits 0-15 will be Acc bits 0-15 Anded 20 (or Or'ed, etc) with zero; bits 16-31 of the result will be Acc bits 16-31 Anded (etc.) with the data memory value. The accumulator Acc output, in addition to the 32-bit ALU-a input, includes high and low 16-bit outputs Acc-H (bits 0-15) and Acc-L (bits 16-31); separate 25 instructions "store accumulator high" SACH and SACL "store accumulator low" are provided for storing high and low-order Acc bits in the data memory 15.

The status decoder SD monitors the Acc whenever an instruction which updates Acc is executed. Four bits 30 of SD are OV, L, G and Z. Accumulator overflow (or underflow) is indicated by the OV bit, Acc contents less than zero is indicated by the L bit, Acc greater than zero indicated by the G bit, and Acc equal zero indicated by the Z bit. Upon interrupt the OV bit is saved in 35 memory 11 is assumed; however, the device is designed an overflow flag register, but the other bits are available only up to the time the next accumulator instruction is executed.

The accumulator overflow mode is a single-bit mode register OVM (included in SD), directly under program 40 control, to allow for saturated results in signal processing computations. When the overflow mode OVM is reset, overflow results are loaded via ALU-o into the accumulator Acc from the ALU without modification. When the overflow mode is set, overflow results are set 45 of PC during subroutine and interrupt calls. In the illusto the largest, or smallest, representable value of the ALU and loaded into the accumulator Acc. The largest or smallest value is determined by the sign of the overflow bit. This allows a saturated Acc result in signal processing applications, modeling the saturation pro- 50 cess of analog signals.

A separate status bit in SD monitors the condition of the currently used auxiliary register AR0 or AR1 and detects the all-zero condition of the least significant nine bits of the current auxiliary register (i.e. loop counter 55 portion). This bit is used for a branch instruction conditioned on non-zero for the auxiliary register (BARNZ), "branch on auxiliary register non-zero."

The input/output status bit  $(I/O ST-)$  is an external pin which is part of the control bus 13 and provides 60 'branch on I/O zero" instruction (BIOZ) to interrogate the condition of peripheral circuits 12. A zero level on the  $I/OST - pin$  will cause a branch when sampled by the BIOZ instruction.

The bus interchange module BIM exchanges the 65 low-order twelve bits of the 16-bit value on the D-Bus with the twelve bits on the P-Bus. This operation is not available to the programmer as an instruction, but in-

stead is needed as an inherent operation in instructions such as table look up (TBLR A).

#### PROGRAM MEMORY ADDRESSING

The program memory 14 is a ROM which is partitioned to produce a 16-bit output to instruction register IR, and this ROM employs a decoder 14a which selects one 16-bit instruction word based on an 11-bit or 12-bit address on input lines 14b. In the example embodiment, the ROM 14 contains less than 2K words, so an 11-bit address can be used, but the on-chip program memory could be expanded to 4K with a 12-bit address. The circuit of the ROM 14 is especially adapted for fast access as will be explained. The address input 14b is received from the program counter PC which is a 12-bit register containing the address of the instruction following the one being executed. That is, at the time when the control bits #C are valid at the outputs of the instruction decoders ID1 and ID2 for one instruction, PC contains the address of the next instruction; an address in PC goes into decoder  $14a$  and the next instruction is read from ROM 14 into IR, and the program counter PC is incremented via PCinc in preparation for another instruction fetch. That is, PC is self incrementing under control of a #C control bit from ID2. The output PCo from the program counter PC is also applied via lines RApc and selector RAs (and output buffers not shown) to the external RA bus via output lines RAo and twelve output pins of the microcomputer device. The RA bus (RA0 through RA11) contains the PC output via RApc when the selector RAs is in one mode, or contains the input RAi when executing I/O instructions IN and OUT. Whenever the address in PC is above the highest address in ROM 14, off-chip program addressing to to operate principally with the on-chip ROM, so for many uses of the device off-chip fetches for program instructions would never be needed. The program counter PC may be loaded via input PCi and selector PCs from the P-Bus for branch or call instructions, or loaded from the accumulator Acc via Acc-L, D-Bus, BIM, P-Bus, PCp and PCi in a "call accumulator" CALLA instruction.

The register stack ST is used for saving the contents trated embodiment, the stack ST contains four 12-bit registers constructed as a first-in, last-out push-down stack, although a larger or smaller number of registers could be used. The current contents of PC are saved by "pushing" onto the top-of-stack register TOS via lines PCst. Succesive CALL instructions will keep pushing the current contents of PC onto TOS as the prior contents are shifted down, so up to four nested subroutines can be accomodated A subroutine is terminated by execution of a return instruction RET which "pops" the stack, returning the contents of TOS to PC via lines PCt, selector PCs and input PCi, allowing the program to continue from the point it had reached prior to the last call or interrupt. When TOS is popped, the addresses in lower registers of ST move up one position. Each subroutine, initiated by a call instruction or an interrupt, must be terminated by a RET instruction.

In an example embodiment, the ROM 14 contains 1536 words, so the remainder of the 4K program address space, 2560 words, is off-chip in the memory 11. When the memory expansion control pin  $ME/SE -$  is high, at logic 1, the device interprets any program address in PC in the 0-to-1535 range as being an on-chip

address for the ROM 14, and any address in the 1536-4095 range as being an off-chip address so that the PC contents are sent out via RApc and RAo to the RA bus. An output strobe RCLK - generated by the decoder ID2 for every machine state enables the external 5 memory 11 (except when IN or OUT instructions are being executed). When off-chip program memory 11 is accessed, the instruction word read from memory 11 is applied to the external bus D and thus to the internal P-Bus via input/output control DC and lines Dp; this is 10 a 16-bit instruction and, like the output of ROM 14 via IR, it is loaded into decoders ID1 and ID2 for execution, or loaded into PC via PCp, or otherwise used just as an on-chip instruction fetch.

When the  $ME/SE-$  pin is at zero the device enters 15 the system emulator mode wherein the entire 4K program address space is off-chip, so all PC addresses are applied to the RA bus via RApc and RAo. This mode is necessary when a user is developing systems or programs, prior to arriving at a final version of code for the 20 ROM 14. That is, the microcomputer 10 can operate with no code permanently programmed into the ROM so that new programs (stored in RAM or EPROM in the memory 11) can be tested and debugged, then when the final code is extablished the chips 10 are produced in 25 large volume with this code mask-programmed into the **ROM 14.** 

In either mode, the first two program addresses 0000 and 0001 are used for the reset function. When the reset pin RS- is brought low, an address of all zeros is 30 forced into the program counter PC, as will be explained. Also, the third address is reserved for an interrupt vector; when the INT - pin is brought low, an address of 0002 is forced into PC to begin an interrupt routine.

#### DATA MEMORY ADDRESSING

The data memory 15 in the example embodiment contains 144 16-bit words, and so an 8-bit address is needed on address input 15a to the RAM address de- 40 coder 15b. However, the RAM 15 may be constructed with up to 512 words, requiring a 9-bit address, so the addressing arrangement will be described in terms of address bits which are unused in some embodiments. Each 128 word block of the RAM 15 is considered to be 45 a page, so a 7-bit address field in an instruction word from program memory 14 on P-Bus via input 15c is used to directly address up to 128 words of data memory 15. Two auxiliary registers AR0 and AR1 are employed in the example embodiment; however, up to eight of these 50 16-bit registers may be used, with the particular one currently being used as the source of the address for the RAM 15 being defined by the auxiliary register pointer ARP. With two registers AR0 and AR1, the pointer ARP is only one bit, but for an embodiment with eight 55 auxiliary registers the pointer ARP is a 3-bit register. The 16-bit auxiliary registers AR0 and AR1 are under control of store, load or modify auxiliary register instructions SAR, LAR, and MAR as will be described. Nine-bit addresses from the low-order parts of the auxil- 60 iary registers may be applied to the address input 15a via selector 15d, , lines 15e, selector 15f, and lines 15g. When one of the auxiliary registers is to be the source of the RAM address, the selector 15d uses the value on lines 15e as the address input 15a, whereas if the P-Bus 65 is to be the source of the RAM address the selector 15d uses a 7-bit address from input 15c and a 1-bit (expandable to 3-bit or 4-bit) page address from the data page

register DP. The selector 15f is controlled by the pointer ARP which is loaded from P-Bus as defined by an instruction. The auxiliary registers are used for indirect addressing wherein an instruction need not contain a complete address for RAM 15 but instead merely specifies that an auxiliary register is to be used for this address; such instructions can also specify increment or decrement for the auxiliary register selected, in which case the nine LSBs of AR0 or AR1 are changed by  $+1$  $or - 1$  via paths Inc. The auxiliary registers may be thus used as loop counters. The auxiliary registers are accessed by the D-Bus vis lines ARio so these registers may be used as miscellaneous working registers, or may be initially loaded to begin a loop count.

The data memory 15 is accessed via the D-Bus and an input/output circuit 15i, via lines 15j. Construction of the data memory is such that a data move wholly within the RAM 15 is permitted, according to an important feature of the microcomputer 10. Under instruction control, the data at one address can be moved to the next higher location in one machine cycle without using the ALU or D-Bus. Thus during an add, for example, the accessed data can be also moved to the next higher address. INPUT/OUTPUT FUNCTIONS

Input and output of data from the microcomputer chip 10 uses the data bus D and two of the lines of the control bus 13, these being data enable bar  $(DE-)$  and write enable bar  $(WE -)$ . Two instructions, IN and OUT, are employed for the data input and output functions. The external data bus D is coupled to the internal data bus D-Bus by the input/output control and data buffers DC. The output buffers in D1 are tri-state, so the output to data bus D is always placed in a high impedence state except when IN or OUT is being executed; to 35 this end, one of the controls #C from the instruction decode ID1 sets the output buffers in high impdence state whenever IN or OUT is not decoded. When the instruction IN is present, the control DC activates sixteen input buffers, so the external data bus D is coupled to the internal D-Bus via DC and lines Dd for data input. When the OUT instruction is decoded, a control #C from ID1 activates output buffers in DC so the internal D-Bus is coupled via Dd and DC to the external bus D

Execution of an IN instruction will also generate a data enable DEN- strobe on line 13a from ID1, and will couple the D-Bus to the RAM 15 via 15i and 15i, so the data from external will be entered into on-chip data memory. The intended uses of the microcomputer as a signal processor require hundreds or thousands of accesses to RAM 15 for every off-chip reference. That is, a value will be fetched from off-chip then convolution or like operations performed using this new value and other data in the RAM 15, so thousands of instruction executions will transpire before another off-chip reference is needed. For this reason, the architecture favors internal data manipulation over off-chip data access.

Execution of an OUT instruction causes generation of an off-chip write enable  $WE -$  strobe on line 13b from ID1 and outputs data from RAM 15 via 15i and 15/, D-Bus, lines Dd and buffer DC to the external bus D. Referring to FIG. 1, this data may be written into one of the ports (selected by the 3-bit RAi value) in the peripherals 12.

Implicit in both the IN and OUT instructions is a 3-bit port address on lines RAi from ID1. This address is multiplexed onto the three LSBs (RA9-RA11) of the external address bus RA via selector RAs. Up to eight

peripherals may thus be addressed. The remaining high order bits of the RA bus outputs are held at logic zero during these instructions.

#### THE INSTRUCTION SET

The microcomputer 10 of FIGS. 1 and 2 executes the instruction set of Table A. The Table shows in the first column in mneumonic or assembly language name of each instruction used in writing source code, followed in the second column by the object code in binary 10 which is the form the code appears in the ROM 14 and in the instruction register IR. This binary code is decoded in ID1 and ID2 to generate all of the controls #C to execute the desired operation by accessing various busses and registers and setting the functions of the 15 ALU. The Table also gives the number of cycles or machine states employed by the microcomputer in executing the instruction; note that all instructions except branches, calls, table look-up and input/output are executed in one state time. The microcomputer is not mi- 20 crocoded; the standard ALU instructions are executed in one state. The Table also shows the number of instruction words needed to execute each instruction; it is important to note that only branches and call direct require two instruction words. The right-hand column 25 is a brief description of the operation for each instruction.

Most of the instructions of Table A show the loworder eight bits (bits 8–15) as "IAAAAAAA", which is the direct or indirect RAM 15 address for one operand. 30 If the "I" bit, bit-8, is 0, the direct addressing mode is used, so the "A" field of the instruction word, bits 9-15, is employed as a direct address connected from IR through P-Bus, lines 15c and selector 15d to address input 15a. In this direct addressing mode, the auxiliary 35 registers AR0-AR1 are not used.

For the instructions containing "IAAAAAA", the indirect addressing mode is specified by a 1 in the I field, bit-8, of these instructions. The input address on lines 15a for the RAM 15 will in this case be obtained from 40  $I = 1$ ; in direct mode this instruction results in no-op. one of the auxiliary registers AR0 or AR1, and bit 15 will select which one. If bit-15 is 0, AR0 is used; if bit-15 is 1, AR1 is used. Thus bit-15 coupled from IR via P-Bus controls the selector  $15f$  (and can be loaded into the ARP register). Since the number of auxiliary regis- 45 ters is expandable to eight, bits 13-15 of these indirectaddress instructions are reserved for use with a 3-bit selector 15f and ARP register to define one-of-eight in the indirect addressing mode. Bit-10 to bit-12 are controls in indirect addressing: bit-10 causes the addressed 50 auxiliary register to be incremented if 1, or no change if 0: bit-11 causes the addressed AR to be decremented if 1 or no change if 0; bit-12 if 0 causes bit-15 to be loaded into ARP after execution of the current instruction, or if 1 leaves the ARP unchanged. 55

The shift code SSSS used in many instructions of Table A is a four-bit field loaded into shift control Sc via Sp to define the number of spaces (zero to fifteen) that the data coming from the RAM 15 via D-bus is left shifted as it passes through the shifter S on the way to 60  $X=0$ ,  $X=1$  and  $X=4$  are allowed. This shift is implethe ALU-b input.

Although not material to the structure described herein, assembly language formats using the instruction set of Table A employ "A" to designate direct addressing and "@" to designate indirect. Thus, "ADD S,A" 65 means add contents of memory location defined by the A field of the instruction word. "ADD A@" means add using contents of the data memory location addressed

by the auxiliary register AR0 or AR1 selected by the existing contents of ARP. ADD  $S@+$  means add using current contents of ARP to define AR then increment this auxiliary register for loop counting. ADD S@ is the same as previous except decrement by 1. ADD S@, AR is same as previous except ARP is loaded with the value of bit-15 to define a new auxiliary register for subsequent operations.

The descriptions given in the right-hand column of Table A assume direct addressing. For indirect addressing, the above explanation applies.

The ADD instruction thus adds the 16-bit contents of RAM 15 (at location OAAAAAAA for direct, or the contents at the locations in RAM 15 selected by the chosen AR if indirect), shifted SSSS spaces left, to the 32-bit contents of the Acc, and stores the result in the Acc. ADDH does the same except only the high-order half of Acc is the source of one operand and destination of the result, and no shift is performed.

The subtract instructions SUB and SUBH subtract the addressed RAM 15 data from the accumulator and store the result in Acc. but are otherwise the same as add. The load instruction LAC loads Acc with the 16-bit data addressed by IAAAAAAA which is leftshifted by SSSS bits. Only ADD, SUB and LAC specify a shift.

There are four instructions associated with the auxiliary registers: SAR, LAR, LARK and MAR. Store auxiliary register SAR causes the contents of one of the auxiliary registers defined by RRR to be stored in the memory location IAAAAAAA; the load AR instruction LAR is the reverse of SAR. With the LARK instruction a constant K from IR (bits 8-15) is loaded into the AR defined by RRR; this 8-bit constant K is rightjustified and MSBs set to zero in the 16-bit auxiliary register. The modify auxiliary instruction MAR causes one auxiliary register to be modified by bits-10 to 12 as above, but no add or memory 15 access is implemented. The MAR code is operative only in the indirect mode,

The input/output instructions are written in assembly language as "IN PA, A" or "OUT PA, A", where PA is the 3-bit port address PPP output on bits 9-11 of the RA bus (generated from the decoder ID1 and coupled via lines RAi). IN enables DEN- and disables RCLK-, while OUT enables WE- and disables RCLK-. The peripheral devices 12 decode RA9--RA11 to select one of eight 16-bit ports or locations for read or write via the bus D. These instructions use two machine states so that the data input pins of bus D are free on the second state to allow external fetch of the next instruction from memory 11 instead of ROM 14.

The store accumulator instructions SACL and SACH, written as "SACL X,A" in assembly, cause the low or high order bits of Acc to be left-shifted XXX places and stored in the data memory 15 at the location defined direct or indirect by IAAAAAAA. The X field is not fully implemented in the example embodiment; for SACL only  $X=0$  is allowed and for SACH only mented in the accumulator circuitry itself rather than in the shifter S.

The arithmetic and logic instructions without shift code are ADDH, ADDS, SUBH, SUBS, SUBC, ZALH, ZALS, EXOR, AND, OR and LACK. These are all written as ADDH A, for example, in assembly language. ADDH causes the 16-bit data from the defined location in RAM 15 to be added to the high-order

half of Acc and stored in the high-order half of Acc; actually the data from RAM 15 is left shifted sixteen bits in shifter S as it goes from D-Bus to the ALU-b input. The ADDS instruction means that the sign extension is suppressed in the shifter S; the data from RAM 15 defined by A is treated as a 16-bit positive number instead of a signed 2's complement integer. SUBH and SUBS correspond to ADDH and ADDS except subtract is performed in the ALU.

The conditional subtract instruction SUBC is used in 10 divide operations. The contents of the defined location in RAM 15 are subtracted from the contents of Acc and left-shifted fifteen bits, producing an ALU output ALU-o which, if equal to zero is left-shifted by one bit and  $a + 1$  is added, with the result stored in Acc. If the 15 ALU output is not equal to zero then it is left-shifted by one-bit and stored in Acc (the  $+1$  is not added). SUBC is a two-cycle instruction that assumes the accumulator is not used in the following instruction. If the following 20 operation involves Acc then a NO OP instruction should be inserted after SUBC.

The "xero accumulator load high" instruction ZALH fetches the 16-bit word at the addressed location in the RAM and loads it into the high-order half of Acc (bits 0-15); the Acc has been zeroed, so the low-order bits 16-31 reamin zero. The shifter S is in the data path from D-Bus via ALU to Acc, so a 16-bit shift is performed in ZALH to move the data to the high-order half. The ZALS instruction fetches a word from RAM and loads 30 it into the low-order half of the zeroed Acc, with sign extension suppressed in the shifter S.

The logic operations EXOR, AND and OR are performed in 32-bit format, even though the operand fetched is sixteen bits. For EXOR, the high-order half  $_{35}$ of Acc is Exclusive Or'ed with zeros, concatenated with Exclusive Or of the fetched data with the loworder half of Acc, both halves of the result being stored in Acc. The same applies to OR and AND.

The load accumulator instruction LACK causes an  $_{40}$ 8-bit constant contained in the eight LSB's of the instruction word to be loaded into the eight LSB's of Acc, right justified; the upper twenty-four bits of Acc are zeroed. To accomplish this operation, the instruction word on P-Bus from IR (after ID1 and ID2 are loaded, 45 of course), is coupled to the D-Bus by BIM, and thence to the ALU-b via shifter S (with no shift). The ALU performs "pass ALU-b" or add zeros to b, leaving the constant in Acc.

The data shift or data move instruction DSHT causes  $50$ the contents of the defined location in the RAM 15 to be moved to the defined location plus one. This is accomplished internal to the RAM 15 without using the ALU or data bus D-Bus. The operation cannot cross a page boundry, however. 55

The "load T" instructions are used to set up multiply operations. LT causes the T register to be loaded from RAM 15 with the value defined by IAAAAAAA. The "load T with data move" instruction LTD employs an operation like DSHT in the RAM; the T register is 60 loaded with the contents of the RAM 15 location defined by IAAAAAAA, then this same value is shifted to location  $IAAAAAA+1$ , and also the contents of Acc is added in ALU to the contents of the P register with the result going to Acc. The LTA instruction is the 65 same as LTD but without data move; the T register is loaded from RAM 15 and the P register is added to Acc, with result to Acc.

The multiply instruction MPY causes the 16-bit contents of T register to be multiplied in multiplier M (not using ALU) by the value from RAM 15 on the input Mi from D-Bus, with the 32-bit result going to the  $\vec{P}$  register. The "multiply constant" instruction MPYK causes the 16-bit contents of T register to be multiplied by a 13-bit constant C from the opcode in IR; the 32-bit result stays in P register. For MPYK, the constant is connected from IR to Mi via P-Bus, BIM and D-Bus.

The "load data page" instructions LDPK and LDP cause the data page register DP to be loaded with up to eight bits from the opcode itself or from the defined location in RAM 15. In the embodiment shown, the DP register is only one bit, but in other embodiments with a larger RAM 15 the DP register contains up to eight bits. The page address remains the same until a new load page instruction occurs.

The load status and store status instructions LST and SST are used in call subroutine or interrupts to save the contents of the status circuits SD, or restore status SD. These instructions are used instead of hard wired circuits for performing this function.

The disable and enable interrupt instructions DINT and EINT are used to mask or unmask the interrupt 25 capability, i.e., these instructions reset or set a latch which determines whether or not the microcomputer 10 responds to the INT- pin.

An absolute value instruction ABS functions to assure that the accumulator contains only an absolute valve, i.e., if Acc is less than zero, the absolute value of Acc is loaded into Acc, but if Acc is greater than zero there is no change. Similarly, the zero accumulator instruction ZAC clears Acc.

The overflow mode instructions RAMV and SAMV cause the overflow mode latch OVM in the status decode SD to be set to 1 or reset to 0. When set, the ALU output is set to its maximum or minimum before loading into Acc upon overflow. This simulates the effect of saturating an amplifier in an analog circuit, and is useful in signal processing.

Three P register instructions PAC, HPAC and SPAC are used in manipulating data after a multiply MPY or MPYK. PAC loads the accumulator with the contents of the P register by passing the 32-bit data through the ALU without performing any operation to modify the data; actually the ALU-a input is zeroed and an ADD is executed. The APAC instruction adds the contents of the P register to the contents of Acc, with the result going to Acc. Similarly, the SPAC subtracts the contents of P register from Acc, result to Acc.

The subroutine instructions are CALL, CALLA and RET. CALL is a two-word instruction; the first word is the opcode and the second is the absolute address of the first instruction in the subroutine. When CALL is decoded in ID2, PC is incremented to fetch the next instruction word which is the address, then the incremented contents of PC are pushed to stack ST. The subroutine ends in return RET which causes the address on TOS to be popped and loaded into PC. To save status, SST must be used before CALL, and LST inserted after RET. The CALLA instruction is unique for a Harvard architecture machine; this uses the contents of Acc as the subroutine address rather than using the next location addressed by  $PC+1$ . The low-order bits of Acc are transferred via Acc-L and BIM to the P-Bus and thus via PCp to the program counter PC. The incremented PC is saved in CALLA by pushing to ST just as in a CALL.

The table look up instructions TBLR and TBLW also employ the Acc as an address source. These instructions require three states to execute. The RAM 15 location defined by IAAAAAAA is transferred via D-Bus and BIM to P-Bus, and thus via PCp to PC, from whence 5 this address is applied via RApc to the external RA bus, or to  $ROM$  14.

The branch instructions all require two words, the first being the opcode and the second at  $PC+1$  being the address. The low-order bits 8-15 of the opcodes are 10 unused. Unconditional branch B loads the word at  $PC+1$  into  $PC$  as the next address. BARNZ is conditional upon whether or not a loop counter, one of the auxiliary registers defined by ARP, is not-zero. BV causes a branch if the overflow bit OV in the status 15 decode SD is a 1. BIOZ causes a branch if the IO bit from  $I/OST -$  is a 1 in the status decoder SD. The six instructions BLZ, BLEZ, BGZ, BGEZ, BNZ and BZ are all dependent upon the defined condition in SD 20 reflecting the condition in Acc.

#### **SYSTEM TIMING**

Referring to FIGS.  $3a-3ii$ , the timing of the system of FIG. 1 and the CPU chip of FIG. 2 is illustrated in a sequence of voltage vs. time waveforms or event vs. 25 time diagrams. The chip 10 includes a clock generator 17 which has two external pins X1 and X2 to which a crystal (or external generator) is connected. The basic crystal frequency is up to 20 MHz and is represented by a clock 0 of FIG. 3a. This clock 0 has a period of 50 ns. 30 minimum, and is used to generate four quarter-cycle clocks Q1, Q2, Q3 and Q4 seen in FIGS.  $3b-3e$ , providing the basic internal timing for the microcomputer chip 10. A set of four quarter cycle clocks O1 to O4 defines one machine state time of 200 ns, minimum; the states 35 are referred to as S0, S1, S2, in FIG. 3. The clock generator 17 produces an output CLKOUT, FIG. 3f, on one of the control bus lines 13. CLKOUT has the same period as Q1, but 50% duty cycle and beginning at the midpoint of Q1. This output is used for timing or syn- 40 chronizing external elements of the system of FIG. 1.

Internally, the microcomputer 10 executes one instruction per state time for most types of instructions, so five million instructions per second are executed. Of course, some instructions such as input/output, branch, 45 call or table look-up require two or three state times. Assuming a sequence of single-state instructions such as add, load, store, etc., a new address is loaded into PC during each Q3 as seen in FIG. 3g, then the ROM 14 is addressed during Q4 and Q1 so an instruction word 50 just generated. output is produced from IR onto P-Bus starting in the next Q2 and continuing through Q3, as seen in FIG. 3h. The ROM 14 access time is thus about 100 ns. If an external instruction fetch from memory 11 is used, the same access time applies. The instruction decoders ID1 55 and ID2 receive the instruction word from P-Bus during  $O3$  as seen in FIG. 3i, and most of the decoder outputs #C are valid during Q1, although some fast controls are available in Q4. For direct addressing of the RAM, the address on bit-9 to bit-15 of P-Bus is 60 this instruction is discarded. Assuming the condition is immediately gated into the RAM decoder 15b when P-Bus becomes valid, but in either direct or indirect the RAM address is valid by the beginning of Q3 as seen in FIG. 3i. For RAM read, the data output via 15j to D-Bus is valid on  $Q4$ , FIG.  $3j$ , and this data passes 65 through the shifter  $S$ , FIG. 3k, and is available as an ALU input during Q1, FIG. 3/. The ALU controls #C are valid in O2 and ALU output ALU-o is available

during Q3. The accumulator Acc is loaded from ALU in O4. FIG. 3m.

It is thus seen that an ADD instruction, for example, for which fetch began at Q3 of the S0 state in FIGS.  $3a-3m$ , will be completed, i.e., the result loaded into Acc. in O4 of state S2. There is substantial overlap of instruction execution. A new instruction fetch begins during O3 of each state time, so execution of two more instructions have begun before one is finished.

Not shown in FIGS.  $3a-3m$  is the write-RAM function. The RAM 15 is always written into during Q2. Addressing the RAM is always during Q3, however. Thus, an instruction such as "store accumulator low" SACL is illustrated in FIGS. 3n and 3o. The RAM address is received from the instruction register via P-Bus on Q3 of S1 (assuming the SACL instruction was fetched beginning at Q3 of S0), and the write will not occur until Q2 of state S2. During the read slot, Q4 of S1, a refresh occurs for the addressed row of the RAM, then the same address stays until Q2 of state S2 for the write. The D-Bus is loaded from Acc during this same Q2, see FIG. 3n.

If the accumulator must perform the saturate function in the overflow mode, i.e., OVM set to 1, this will be performed after the load accumulator function of FIGS. 3m. That is, for the ADD instruction of FIGS. 3a-3m, the Acc is saturated during Q1 if the next state S3, so that when the accumulator is accessed by the following instruction it will be available to load the D-Bus on Q2.

When an instruction uses the data move function within the RAM 15, the move operation occurs during O1 as illustrated in FIG. 30. Also, if the increment loop counter function is performed for the auxiliary registers AR0 or AR1, the increment (or decrement) is executed in Q1. The T register, auxiliary registers AR0 or AR1, ARP latch, DP register and stack ST registers are each loaded during Q2 of any state time if these functions are included in the current instruction.

The bus interchange module BIM always executes a transfer from D-Bus to P-Bus beginning in Q2, if this function is defined by the instruction. The transfer from P-Bus to D-Bus by BIM is begun during Q4. The D-Bus is precharged on Q3 of every cycle, so no data can carry over on D-Bus through O3 of any state, nor can data be loaded to or from D-Bus during Q3.

The program counter PC is incremented by the PCinc path during Q3 of each state time. That is, the load PC function of FIG. 3g is the incremented value

Execution of a branch instruction is illustrated in FIGS.  $3p-3r$ . If the instruction loaded into the decoders ID1 and ID2 during Q3 of state S0 is a branch, the status decode SD bits from the previous instruction are valid during O1 of S1 so the decision of branch or not is made at this point. Meanwhile, of course, another instruction fetch has begun so if the branch condition is met the instruction delivered to P-Bus during Q2 of S1 is used as the next address; if the condition is not met, however, met, the branch address is loaded from IR via P-Bus to PC during O3 of S1, and the new instruction delivered to IR and P-Bus in Q2 of S2 then decoded and executed beginning at Q3 of S2, FIG. 3r.

A CALL instruction is executed in the same time sequence as a branch, seen in FIGS. 3p-3r, except no SD evaluation is needed, and  $PC+1$  is pushed to stack ST during Q3 of S1.

A return instruction RET is a two cycle instruction as illustrated in FIGS. 3s-3u. If the instruction loaded into the decoders ID1 and ID2 during Q3 of state S0 is RET. the instruction fetch which began with  $PC + 1$  and load PC in Q3 of S) is discarded and a pop stack function is  $\overline{\mathbf{5}}$ performed in Q3 of S1 so the next instruction fetch is to the return address. The instruction fetched during Q4 of S1 is then decoded and executed beginning at  $\overrightarrow{O3}$  of S2.

Input (or output) instructions are executed in two cycles as illustrated in FIGS.  $3\nu$ -3x. Assume the opcode 10 14X and a separate Y address decoder 14y for instrucloaded into the decoder ID2 in Q3 of S0 is IN. The instruction fetched beginning at Q3 of S0 is not used; execution is inhibited by the decode of IN. The contents of PC at Q3 of S1 are saved until Q3 of S2 for the next instruction fetch; that is, PC is recirculated back to PC  $15$ by the increment path, but no increment is performed. The controls #C produced from decode of IN are available for two states. The RAM address is loaded from P-Bus on Q3 of S1, seen in FIG.  $3y$ , and the data input reaches D-Bus on Q4 of S1 and is written into RAM 15<sup>20</sup> during Q2 of S2. The DEN - control is active from Q4 of S1 through Q2 of S2 for the IN function. An OUT instruction is executed like IN except the RAM 15 is read during Q4 of S1 and the WE – control is active  $_{25}$ instead of DEN-

A table look up instruction is executed as shown in FIGS. 3aa-3cc. The TBLR opcode is decoded beginning at Q3 of S0 and causes the Acc to be loaded via D-Bus to BIM in Q2 of S1, then PC is loaded via P-Bus  $30^{\circ}$ from BIM in Q3 of S1 so the content of Acc is used as the next instruction fetch address. Meanwhile, execution of the instruction fetched beginning at Q3 of S0 is inhibited by preventing a ROM read control #RR from loading IR with the ROM 14 output, at Q2 of S1. The  $_{35}$ incremented contents of PC from Q3 of S0 are pushed to ST during Q3 of S1, then popped at Q3 of S2 as the next instruction address. The data fetched from ROM 14 (or memory 11) using the address from Acc during Q4/S1 to Q1/S2 is loaded onto P-Bus during Q2 of S2  $40$ where it remains until Q4 of S2 at which time the BIM accepts the data from P-Bus and then transfers it to D-Bus on Q2 of S3, the next state. The destination address for RAM 15 loaded into decoder 15b from P-Bus by Q3 of S1 and remains for two states, so the RAM 45 write occurring at Q2 of S3 will use the RAM address defined in the original TBLR opcode.

One of the problems inherent in manufacturing microcomputer devices is that of testing the parts to determine whether or not all of the elements are functional. 50 In many microcomputers, the instruction words read from the internal ROM are not available on external busses and so the ROM cannot be checked in any way other than by executing all possible functions, which can be lengthy. The device of FIG. 2 allows the ROM 55 ment is advantageous because the multiplier ALU and 14 to be read out one word at a time using the interchange module as illustrated in FIGS. 3ee-3hh. A test mode, not part of the instruction set of Table A, is entered by holding the  $I/OST - pin$  at above Vdd, for example 10V, and holding  $RS$  low, producing an 60 input to the decoders ID1 and ID2 causing a ROM output function in which the ROM 14 is accessed every cycle and PC incremented as seen in FIG. 3ee. The P-Bus receives the ROM output, FIG. 3ff, but the opcodes are not loaded into the decoders ID1, ID2. In- 65 stead, the BIM accepts the opcodes from P-Bus on O4 of each cycle and transfers to D-Bus on the next Q2, as seen in FIG. 3hh.

#### 18

#### THE CHIP LAYOUT

In FIG. 4, the microcomputer 10 of FIGS. 1 and 2 is illustrated in chip layout form. This is a top view of an MOS/LSI chip which is about 150 mils on a side. A major part of the area of the chip 10 is occupied by the memory including the ROM 14 and RAM 15 with their address decoders, and by the  $16 \times 16$  multiplier M. The ROM 14 has associated with it an X address decoder

tion word output; twelve address bits are used to define one of up to 4096 16-bit words in the ROM 14, although in this example only 1536 are on-chip.

The RAM 15 has an X address decoder  $15b-x$  which selects 1-of-72 row lines, and a Y address decoder  $15b-y$ and sense amplifiers 15s which select 1-of-2 column lines, so only eight bits are needed for the RAM select in this embodiment (eight bits could accomodate a 256 byte RAM).

The busses RA and D have twelve or sixteen bonding pads on the chip (total of twenty-eight) for connection to external, and the areas of the chip around these bonding pads seen in FIG. 4 are occupied by the buffers used for the ports. It will be noted that the RA bus is only used for output, so only output buffers are needed for this port, while the D-Bus requires tri-state output buffers as well as input buffers.

The multiplier M, shifter S, ALU, accumulator Acc and auxiliary registers AR0, AR1 on the chin 10 of FIG. 4 comprise a 32-bit wide "strip" which is an array of rows (parallel to control lines #C) and columns (parallel to metal bus lines such as D-Bus and P-Bus and ALU and register bits) containing all of the 16-bit and 32-bit registers, ALU bits, and the like circuitry associated with the D-Bus and related control lines #C. As set forth in U.S. Pat. No. 4,402,044 issued to McDonough and Guttag, assigned to Texas Instruments, an important feature is that the 32-bit ALU and its associated 32-bit Acc registers, the two 16-bit AR registers, the shifter S, and the bus interchange BIM as described above are laid out on the MOS/LSI chip 10 in a regular strip pattern as seen in FIG. 4. Other circuitry connected to the D-Bus and the ALU-b input and having controls #C shared by sixteen or thirty-two bits may also be in the strip, such as AR and BIM. The Acc and the ALU each contain thirty-two bits or stages which are laid out in a regular pattern like memory cells, the bits arrayed and aligned horizontally and vertically as seen in FIG. 4. D-Bus and P-Bus of FIG. 2 are each sixteen parallel metal strips on top of the cells of the ALU and registers, and all of the dozens of control lines #C are horizontal polysilicon lines typically used as the control gates for transistors in the ALU and its associated registers and like circuitry. This layout arrangeregisters, and perpendicular control lines #C and metal busses fit in an array with virtually none of the wasted space used merely for routing conductors in conventional contruction of microprocessors. Metal bus lines such as P-Bus and D-Bus and control lines #C are in large part routed over functional regions or cells of the chip in the strip rather than over unused silicon, and many 90 degree turns are produced inherently at functional cells rather than in conductor routing. In the prior devices, the controls, the registers, the ALU, etc. where islands of circuitry connected by busses or conductors. The enlarged view of FIG. 4a shows a small part of the strip, two-bits wide, illustrating the metal bus

lines and the polysilicon control lines #C for an Nchannel silicon gate MOS device made generally by a single-level polysilicon process according to U.S. Pat. No. 4,055,444, assigned to Texas Instruments. Various contacts (not shown) would be made within each regis- 5 ter bit or stage from metal to silicon or to polysilicon. It is significant to note that many of the connecting lines from registers to busses illustrated in FIG. 2 are not physically lines or elongated conductors at all but instead are merely metal-to-silicon or metal-to-poly 10 contact areas along the metal bus lines of FIG. 4a. That is, routing of 16-bit or 32-bit sets of parallel conductors is minimized by the strip feature, and the size of the chip 10 is reduced. All busses are not needed in any one part of the strip, and thus the pitch or maximum width of 15 cells of the strip is minimized since the the metal-tometal spacing is a critical limiting factor in bit density.

The internal program of the microcomputer 10 may be modified at the gate level mask in making the chip. The macro code or program in the ROM 14 is defined 20 by a single mask in the manufacturing process as set forth for example in U.S. Pat. Nos. 3,541,543, 4,208,726 or 4,230,504, assigned to Texas Instruments. By rewriting this user or macrocode, keeping the instruction set defined by ID1 and ID2 the same, a wide variety of 25 16 decoder or selector which receives the bits 4-7 of the different functions and operations are available.

#### **ARITHMETIC LOGIC UNIT**

A detailed schematic diagram of one bit of the 32-bit ALU is shown in FIG. 5a. The ALU operates under 30 Sc'. The controls for the shifter S consist of the 4-bit control of six of the #C commands from the instruction decode ID1, these commands being labelled #AUM-0-#AUM4 (valid on Q2) and #AUAB (valid on Q1). The ALU-a input, inverted, is on line AUa and the ALU-b input inverted, is on line AUb, both being valid 35 sign bit is extended to all bits to the left of the most on Q1, one from Acc and the other from the shifter S or P register. The ALU output is at line AUc, valid on Q4, representing one of the inverted 32-bit parallel output ALU-o to Acc. Table B shows the function produced by operation of the ALU for various combinations of 40 the six #C commands. This ALU is generally the same as U.S. Pat. No. 4,422,143, issued to Karl M. Guttag, assigned to Texas Instruments. Propagate and generate nodes AUp and AUg are precharged on Q1 and conditionally discharged by transistors AUd controlled by 45 the ALU-a input, transistor AUe controlled by the ALU-b input and its complement, and transistors AUf controlled by the #AUM0-#AUM3 commands, according to the functions of Table B. A carry-out node AUh and a carry-in node AUi for each bit are coupled 50 by a propagate-carry transistor AUj controlled by a line AUk which is the propagate node AUp inverted. The carry-out node AUh is precharged on Q1 and conditionally discharged via transistor AUm which is controlled by a NOR gate having the generate node AUg as 55 one input and the absolute value command #AUAB as the other, so if #AUAB is 1 the transistor AUm is off and carry-out bar is always 1, meaning no carry or absolute value. If  $#AUAB$  is 0, the generate signal on AUg controls. The inverted propagate signal on AUk is 60 Q2. The output node le is connected to the P-Bus by a one input to an Exclusive Nor circuit AUn with static load AUq; the inverted carry-in bar of line AUi is the other input to the Exclusive NOR, resulting in an output AUr which inverted is the ALU output AUc. The carry-in bar node AUi is made unconditionally 0 when 65 and Ij, and a transistor Ik driven by a control bit control #AUM4 is high for logic functions OR, AND and EXOR, so this input to circuit AUn is unconditionally 1, but for ADD, SUB, etc., the control #AUM4 is

0 and the carry-in from the node AUu of the next loworder bit of the ALU controls.

#### THE SHIFTER S

Referring to FIG. 5b, the shifter S includes a 16-bit input Si, a shift matrix Sm, a shift controller Sc, and a 32-bit output So going to the ALU-b input. The input Si is connected to receive the D-Bus at all times and to drive lines Sf in the matrix Sm through high level buffers. If no shift is to be performed, a line Sg is high, turning on all sixteen of the transistors Sh for this line, so the 16-bit data on lines Sf will appear on the sixteen right-most output lines So via diagonal lines Sj. All of the lines Sf are precharged on Q3 via thirty-two transistors Sk then conditionally discharged by the input Si. The sign bit is extended by detecting the MSB bit-0 of the input Si by the line Sm. A gate Sn also receives a #NEX not extend command from ID1 (one of the controls  $#C$ ) to kill the sign extension for certain instructions of Table A. Based on the incoming sign bit Sm and #NEX, the gate Sn generates an extend command on line Sq to transistors Sq'. The transistors Sq' in series with lines Sr conditionally discharge the nodes Ss on lines Sf through transistors St. The control Sc is a 1-ofinstruction word from the P-Bus on 4-bit input Sp during O3 and activates one of the sixteen lines Su; the lines Su are precharged in Q3 via transistors Sup and conditionally discharged during Q4 via transistors Sud and value on Sp (the SSSS field of the ADD instruction, for example) defining the number of positions of left shift, and controls on lines  $\#C$  for negating sign extension, etc. Since the data is usually in two's complement, the significant data bit. The sign bit is 0 for positive and 1 for negative. If the shift is to be seven bits, for example. the seventh line Su stays high on Q4 and all others go low. This turns on all transistors Sh and St in the seventh row and all other transistors Sh and St are off. The 16-bit data coming in on lines Si thus moved via transistors Sh and lines Sj to a position on lines So seven bits to the left of the zero shift (right-most) position, and zero-filled to the right due to the prcharge Sk. To the left, the sign bit will stay 0 is the bit-0 is low, but if bit-0 is 1 then Sq is high, transistors Sq are on, allowing all bits to the left to discharge.

#### BUS INTERCHANGE MODULE

The bus interchange module BIM, shown in detail in FIG. 5c, consists of sixteen identical stages, only one of which is illustrated. Each stage has two clocked inverters Ia, with no feedback loop since data is not held in BIM longer than about half a state time. Input node Ib is connected to the respective bit of P-Bus via one of sixteen transistors Ic driven by a control bit #BIFP valid on Q4. The D-Bus is connected to the input node Ib via transistors Id driven by the control bit #BIFD (Bus Interchange From D) from decoder ID1 valid on push-pull stage including transistors If and Ig, and a transistor Ih driven by a control bit #TP, valid during Q2 and Q3. Likewise, output node Ie is coupled to the D-Bus via a push-pull stage having driver transistors Ii #BITD valid on Q2 and Q4. The transistors Ig and Ij are driven by node Im at the output of the first inverter Ia, providing a push-pull output. Data is transferred

 $\overline{\phantom{a}}$ 

from D-Bus to nodes Ib, Im, Ie on O2, and then from these nodes to P-Bus on Q4. Similarly, data is transferred from P-Bus to nodes Ib, Im, Ie on Q4, and then from these nodes to D-Bus on Q4 on the next Q2.

#### THE MULTIPLIER

Referring to FIG. 5d, a schematic representation of the multiplier M and its T and P registers is shown, and corresponding detailed circuit diagrams are shown in FIGS. 5e, 5f. The 16-bit output of the T register is ap- 10 plied to a set of eight Booth's decoders Mb which produce eight sets of outputs Mc, each set including five functions: shift or no shift, and add, subtract or zero. A set of eight banks of 17-it static carry-feed-forward adders Ma-1 to Ma-8 receive the Mc inputs when the T 15 register is loaded, and so a significant part of the multiplication function is initiated before the MPY instruction is executed. The adders Ma-1 to Ma-8 are static in that no clock Q1-Q4 is needed to cause them to operate. section Mm responsive to the decoder outputs Me, and the control section feeds an adder. Level Ma-2 uses half adders and levels Mc-3 to Mc-8 use full adders. The first level Mc-1 does not need an adder because there is no partial product from the prior stage, so it has only the 25 levels. Note that no elements are clocked. control section. When the MPY instruction is decoded. on Q4 the second operand is applied to the static adders from D-Bus by 16-bit input Mi. As each level of the eight levels of adders Ma-1 to Ma-8 calculates the sum. the partial product is fed forward via lines Mf to the 30 next higher level, except for the two LSBs of each level which are fed to the dynamic adders Md via lines Me. When the static adder array settles, the 17-bit output Mg from the level Ma-8 plus the seven lower level 2-bit LSB outputs Me, is applied to a carry-ripple adder 35 MD(31-stages) to perform the final carry evaluation, producing a 31-bit product in two's complement notation. The 31-bits are sign extended to obtain a 32-bit product in the product register P.

Booth's 2-bits algorithm reduces the number of adder 40 stages to about half the number otherwise required. When performing multiply in the classic pencil and paper method, the right or LS digit of one operand is multiplied by the other operand to produce a partial product, then the next digit is multiplied to produce 45 another partial product which is shifted one digit with respect to the first. Booth's algorithm gave a method of

In FIG. 5e, one of the eight decoders Mb is shown, along with two bits of the T register. The T register stage consists of two inverters Ia with a recirculate transistor Rc clocked in Q4. The stage is loaded via transistor Ta by a #LT command from ID1 occurring on Q2 during an LT instruction. The outputs of two stages of the T register and complements are applied by lines To and Tc to one Booth decoder Mb. The decoder consists of four logic circuits, each having a static load Ba, Bb, Bc or Bd and a pattern of transistors Be with the lines To and Tc applied to the gates. Two of the terms have 1 or 0 fixed in the gates by lines Bf. Outputs Mc-1 and Mc-2 represent no-shift and shift commands and come from the logic stages Be and Bd. Outputs Mc-4 and Mc-5 are true and complement outputs from load Ba of the first of the logic circuits, and these represent add and subtract commands. The output Me-3 from Bb is the zero command.

The first level Ma-1 of the static adders is simpler Each stage of each level or bank includes a control 20 than the higher levels in that only the D-Bus input Mi and the inputs Mc are involved, with no partial product. Two stages of this first level are seen in FIG. 5g, along with two of the seventeen stages of level Ma-2 and level Ma-3. The control sections Mm are all the same on all

> The decoders Mb and control sections Mm with controls Mc define the Booth's two-bits at a time algorithm which reduces circuitry and increases speed by a factor of two. When two bits are interrogated successively, the only operations required are add, subtract, do nothing or shift by one bit. Considering the input from T as one operand, and from D-Bus as the other, the following table describes the function



An example of multiplication using Booth's two bit algorithm is as follows:



 $(=-325$  decimal)

multiplying in binary which allowed two bits to be treated each time, instead of one. Thus, level Ma-1 multiplies the two LSBs of T reg times all bits of D-Bus, producing a partial product Me and Mf. The second level Ma-2 multiplies the next two bits of T reg to D- 65 Bus, adds the partial product Mf from Ma-1, and generates a new partial product Mf and two more bits Me because this operation shifts two bits each level.

In the control sections Mm the inputs Mi from the D-Bus are controlled by a transistor Mm-1 and control Mc-1, not shift. The Mi input for the adjacent bit is gated in by transistor Mm-2 and the Mc-2 shift command, providing the "2D" function as just described. The zero is provided by transistor  $Mm-3$  and zero control Mc-3 which results in mode Mm-4 being connected to Vcc (zero in two's complement). The carry-in from

23 the prior stage is on line Mm-5, and the partial product from the prior stage is on line Mm-6. The add or subtract control is provided by transistors Mm-7 controlled by the Mc-4 and Mc-5 add and subtract commands. The  $\overline{\mathbf{5}}$ full adder includes logic gate Mn-1 receiving the outputs of the control section, as well as gates Mn-2 and the exclusive Nor Mn-3, producing a sum on line Mn-4 and a carry on line Mn-5. Speed is increased by using carry feed forward instead of carry ripple on the same level. 10 Level Ma-1 has no partial product or sum Mm-6 from the prior stage, nor carry-in Mn-5, so the adder is not needed, only the control, producing a sum (a difference) at mode Mn-8 and no carry. The second level Ma-2 is a half adder since no carry feed forward is received from  $15$  $Ma-1$ . One of the adder stages of the 31-stage ripple-through

carry adder is shown in FIG. 5f, along with one stage of the P register. The adder stage receives two inputs Me, 20 etc., occur in sequence, one-at-a-time, generated by a gated on Q1 or Q3 by transistors Md1. The six LSBs of adder Md have their inputs gated in on Q1 because the static array levels Ma-1, Ma-2 and Ma-3 will have settled and outputs Me will be valid at this point, so the add and ripple through in Md can begin, although the  $25$ outputs Mf are not yet valid. Thus, the more significant bits are gated on Q3 at transistors Md1. A carry input Md2 from the next lower-significant stage is applied to one input of an exclusive NOR circuit Md3, and to a  $_{30}$ carrry output gate Md4 which produces a carry output Md5 to the next higher stage. A propagate term is generated from the inputs Me and the carry-in by logic gate Md6, and a carry generate term by a logic gate Md7 with Md4. The same output Md8 is connected by line <sup>35</sup> refresh in Q3, the delayed Q3 address line stays high Md9 to the input of the P register stage, gated by #LPR (load P Reg) from ID1 on Q4 by transistor Pa. The P register stage consists of pair of inverters Ia and recirculate transistor Rc gated on Q2. The output is applied to  $_{40}$  pled transistors 15v is activated by transistor 15w having the ALU-b input on Q1 by gate Pb with #NRPR (not read P Reg) from ID1 as one input, along with an inverter Pc. Transistor Pd precharges the ALU-b input on O4.

The timing of the multiplier operation is illustrated in 45 FIGS. 3jj to 3mm. On Q2 of So, the register is loaded and outputs Mc from the Booth's decoder become valid. The Mi inputs from D-Bus are valid at Q4 of S1, assuming the MPY instruction is valid in decoder ID1 at  $_{50}$ Q3 of S1. The lower bits of the dynamic adder Md are loaded with Me on Q1 of S2, via Md1, and the carry begins to ripple through the lower of the 31-bits, then this continues in Q3 of S2 through the output Mf of the upper levels, so P register is loaded on Q4 of S2 via Pa, 55 the data is written into the next higher location. where the data remains until loaded to ALU-b on Q1 of a succeeding cycle.

#### THE RAM

The cell used in the RAM 15 is a pseudo-static 6-transistor cell as seen in FIG. 5g. This cell differs from the traditional 6-transistor static cell in that refresh transistors  $15m$  are used in place of polysilicon resisters or depletion transistors used as load impedences. The im- $_{65}$  the LSB of the address buffer is complemented, but for planted resistors or depletion devices are larger and interpose process complexities. The storage nodes  $15n$ are connected through cross-coupled driver transistors

15*p* to ground; one transistor 15*p* is on and the other off, storing a 1 or 0. Read or write is through access transistors  $15q$  to data and data bar lines 15r, with gates of the transistors 15q driven by a row address line 15s. Refresh is accomplished when the refresh line  $15t$  is pulsed high allowing the node  $15n$  which is at 1 to be charged back up to a level near Vdd, while the 0 node 15n will conduct the pulse of current to ground through the on transistor 15p. The row address on 15s is delayed slightly from the refresh line 15t so that both won't begin at the same time. In the timing sequence of the FIGS. 3a-3e, particularly FIGS. 3j and 3o, the cell of FIG. 5/ is read in Q4 of any cycle, or written into on Q2.

Referring to FIG. 5k, several of the cells of FIG. 5g are shown in a column. The data and data bar lines 15r are precharged to Vdd-Vt on Q1 and Q3 by transistors 15u. The refresh address on lines 15t-0, 15t-1 and 15t-2, ring counter; for example, if the RAM 15 is partitioned in 64 rows, then a 64 bit ring counter generates one refresh address bit each state time, refreshing the entire array once each 64 states. The refresh pulse occurs on a line 15 $t$  during Q3, while transistors 15 $u$  precharge and equallize the data and data bar lines. A row address on a line 15s might begin to come up to 1 during the later part of Q3 since read access is in Q4, so the sizes of the transistors are such that nodes  $15n$  will not be both forced to Vdd-Vt when transistors  $15m$  and  $15q$  are all turned on. The on transistor in the pair  $15p$  will hold the 0 node lower than the 1 node. After the refresh pulse on 15t goes low, for a cell addressed for both read and momentarily to assure that the zero-going line 15r will discharge at least slightly through  $15q$  and  $15p$  for the 0 side. Then a bistable sense circuit including cross-cou-O4 on its gate (delayed slightly to make sure Q3 has gone to zero). This flips the data and data bar lines to full logic level, after which the column access transistors 15y are activated for the addressed column and data can be read out onto the D-bus. Internal shift is implemented by lines  $15x$  connecting nodes  $15z$  to adjacent column lines 15r via transistors 15z activated by a RAM move command #RM from decoder ID1, occuring on O4. The data is held until Q2 of the next cycle (after Q1 precharge of all data and data bar lines 15r) before being applied to the adjacent column for this move operation. Meanwhile, the row address may be incremented by 1; i.e., the next higher line 15t-1, etc., goes high so on Q2

The sixteen bits of the RAM 15 are arranged as seen in FIG. 5i, with column lines (data and data bar lines) 15r running vertical and row lines 15s horizontal. The RAM is only 32-columns wide, so the column select 15y is merely one-of-two, even or odd. There are in this embodiment 144 row lines 15s. The LSB of the address 15b to the RAM is the column address, even or odd. To implement the data move operation, on even columns odd columns the LSB of the address buffer is complemented and also the row decoder output on line 15s is incremented.







 $\overline{2}$ 



What is claimed is:

 $\bf{B}$  $BLZ$ **BLEZ** 

BGZ<br>BGZ<br>BGEZ

 $\frac{BNZ}{BZ}$ 

1. A microcomputer formed in a single integrated circuit comprising:

an arithmetic/logic unit having data input and data output;

a data memory having an address input and having data input/output means;

- a program memory having an address input and having an instruction output, the program memory storing instruction words;
- program address means having an input and includ- 10 ing incrementing means; said program address means having an output connected to said address input of the program memory means;
- control means for generating controls in response to instruction words; the controls defining operation 15 of the arithmetic/logic unit, transfer of multi-bit data to and from the data bus means, and operation of said program address means;
- program bus means coupling said instruction output to an input of said control means, and to said input 20 of said program address means, the program bus means transferring multi-bit information,
- timing means for establishing repetitive operating cycles wherein during one of said operating cycles  $_{25}$ multi-bit data is transferred from the data memory to the data input of the arithmetic/logic unit via said data bus means, the program address means applies an address to the address input of the program memory, and the control means receives an  $_{30}$ instruction word from the instruction output via said program bus means;
- bus interchange means within said integrated circuit and coupled to said data bus means and to said program bus means for
	- 35 (a) transferring said multi-bit data from the data bus means to the program bus means and for transferring said multi-bit data from the program bus means to said input of said program address means, both during one of said operating cycles,  $_{40}$ and
	- (b) transferring said multibit information from said instruction output of said program memory to said program bus means and transferring said multibit information from said program bus 45 means to said data bus means, both during one of said operating cycles,
	- (c) all said transferring being in response to controls received from said control means generated from a single one of said instruction words. 50
- 2. A device according to claim 1 wherein:
- after transferring said multi-bit data and multi-bit information in response to said single one of said instruction words via said bus interchange means,
- multi-bit information from the program bus means is 55 valid on said data bus means during one part of said one of said operating cycles and
- multi-bit data from the data bus means is valid on said program bus means during another part of a different one of said operating cycles. 60

3. A device according to claim 2 wherein the bus interchange means receives said multi-bit data from the data bus means only during said one part for transfer to the program bus means, and receives said multi-bit information from the program bus means during said 65 another part for transfer to the data bus means.

4. A device according to claim 1 wherein the data output of the arithmetic/logic unit is coupled to an accumulator and an output of the accumulator is coupled to the data bus means.

5. A device according to claim 4 wherein an output of the accumulator is coupled to a data input of the arithmetic/logic unit.

- 6. A microcomputer formed in a single integrated circuit comprising:
	- an arithmetic/logic unit having data input and data output:
	- a data memory having an address input and having data input/output means;
	- data bus means coupled to the data input and data output of the arithmetic/logic unit and coupled to the data input/output means of the data memory, the data bus means transferring multi-bit data;
	- a program memory having an address input and having an instruction output, the program memory storing instruction words;
	- program address means having an input and including incrementing means; said program address having an output connected to said address input of the program memory means;
	- program bus means separate from the data bus means and coupled to said instruction output and to said input of said program address means, the program bus means transferring multi-bit information;
	- control means having an input coupled to receive instruction words from said program bus means, said control means generating sets of controls in response to the instruction words; the sets of controls defining operation of the arithmetic/logic unit, transfer of multi-bit data to and from the data bus means, transfer of multibit information to and from the program bus means, and operation of said program address means;
	- timing means for establishing repetitive operating cycles wherein during one of said operating cycle multi-bit data is transferred from the data memory to the data input of the arithmetic/logic unit via said data bus means, the program address means applies an address to the address input of the program memory, and the control means receives an instruction word from the instruction output via said program bus means;
	- bus interchange means within said integrated circuit and coupled to said data bus means and to said program bus means, the bus interchange means including:
		- (a) means for transferring said multi-bit data from the data bus means to the program bus means and for transferring said multi-bit information from the program bus means to said data bus means,
		- (b) said means for transferring and said control means operating in response to one of said instructions words to transfer multi-bit data from the data bus means via said bus interchannge means to said input of the program address means, in one of said operating cycles,
		- (c) said means for transferring and said control means operating in response to a given instruction word to transfer multi-bit information from said instruction output of said program memory via said bus interchange means to said data bus means, in one of said operating cycles.

7. A microcomputer according to claim 6 wherein said one instruction word is the same as said given instruction word.
4,503,500

29

8. A microcomputer according to claim 6 including address and data bus means external to said integrated circuit and coupled to said address bus means and to<br>said address and data bus means external to the int<br>said data bus means, and program and data memory said data bus means, and program and data memory

30

means external to said integrated circuit coupled to said address and data bus means.

9. A microcomputer according to claim 8 wherein said address and data bus means external to the inte- $* * *$  $\pm$   $\pm$ 

 $\hat{\boldsymbol{\gamma}}$ 

 $10$ 

 $15$ 

20

 $25$ 

30

35

40

45

50

55

60

65

Case3:12-cv-03877-VC Document97-4 Filed08/18/15 Page1 of 6

# **Exhibit "U"**



Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

This Amendment is being submitted in response to the Office Action dated **April** 3, 1997in the above-identifiedpatent application.

#### IN THE CLAIMS

Please amend claim 73 as follows:

(Twice Amended). A microprocessor system comprising:

\

a central processing unit disposed upon an integrated circuit substrate, said central processing unit operating at a processing frequency and being constructed of a first plurality of electronic devices;

an oscillator disposed upon said integrated circuit substrate and connected to said central processing unit, said oscillator clocking said central processing unit at a clock rate and [including] characteristics] processing frequency of said first plurality of electronic devices and the clock rate  $\delta$  said second plurality of (transistors) electronic devices in the same way as a function of being constructed of  $\lambda$  second plurality of electronic devices, thus varying the [operating parameter variation in one or more fabrication or operational parameters associated with said

NANO-001/05US Resp. To 3rd. **O.A.** integrated circuit substrate, thereby enabling said processing frequency to track said clock rate in response to said parameter variation.

#### REMARKS

The above changes to the language of claim 73 clarify that claim and eliminate an inadvertent lack of antecedent basis problem in the former wording of the claim.

Claims 19-21, 65-67 and 72-79 were rejected under  $35$  U.S.C. § 103 as unpatentable over Magar, U.S. Patent 4,503,500. Shortly before issuing the Office Action, the Examiner had called to indicate that certain claims were allowable over the prior art, but when the undersigned attorney returned the Examiner's call, it was indicated that new prior art had been found and that a new action would be forthcoming. It is assumed that the Magar reference relied on is that new prior art. **A** review of the Magar reference shows that it is apparently no more pertinent than prior art acknowledged in the application, in that the clock disclosed in the Magar reference is in fact driven by a fixed frequency crystal, which is external to the Magar integrated circuit.

The clock gen circuit shown at the lower right hand edge of Fig. 2a in the Magar patent is of the same general type as shown at 434 in Fig. 17 of the present application, but depicted differently in that it shows the clock gen circuit portion which is on the semiconductor substrate, while Fig. 17 shows the external crystal at  $434$ , connected to I/O interface  $432$  in the present invention. The crystal clock  $434$  is thus used in the invention for synchronizing  $I/O$  timing with the outside world, while the ring counter variable speed clock 430 also shown in Figure 17 is used for generating on-chip clock signals. The clock 430 is an example of the oscillator recited in the claims, the clock rate of which varies in the same way as a function of one or more device parameters associated with the integrated circuit substrate.

equivalent to the "conventional crystal clock" 434 in Fig. 17 of the present application is at col. 15, lines 26-41 of Magar: The definitive statement that the clock gen circuit in Fig. 2a in the Magar patent is

"The chip 10 includes a clock generator 17 which has two external pins  $X1$  and  $X2$  to which a crystal (or external generator) is connected. The basic crystal frequency is up to  $20$ MHz and is represented by a clock 0 of Fig. 3a. This clock 0 has a period of 50 ns, minimum, and is used to generate for quarter-cycle clocks  $Q1$ ,  $Q2$ ,  $Q3$  and  $Q4$ , seen in FIGS. providing the basic internal timing for the microcomputer chip 10. **A** set of four quarter cycle clocks Q1 to Q4 defines one machine state of time of  $200$  ns., minimum; the states are referred to as SO, S2 in FIG 3. The clock generator produces an output CLKOUT, Fig. 3f, on one of the control bus lines 13. CLKOUT has the same period as

NANO-OO1/05US **Resp.** To **3rd. O.A.** 2

 $\mathbb{R}$ 

 $Q1$ , but 50% duty cycle and beginning at the midpoint of  $Q1$ . This output is used for timing or synchronizing external components of the system of FIG. 1."

This description in Magar should be contrasted with the following detailed description of an "Most microprocessors derive all system timing from a single clock. The disadvantage is that differentparts of the system can slow all operations. The microprocessor 50 provides a dual-clock scheme as shown in Figure 17,with the CPU 70 operating asynchronously to I/O interface 432 forming part of memory controller 118 (Figure 2) and the I/O interface **432** operating synchronously with the external world of memory and I/O devices. The 70 executes at the fastest speed possible using the adaptive ring counter clock **430.** Speed may vary by a factor of four depending upon temperature, voltage, and process. The external world must be synchronized to the microprocessor50 for operations such as video display updating and disc drive reading and writing. This synchronization is performed by the I/O interface 432, speed of which is controlled by a conventional crystal clock **434.** The interface **432**processes requests for memory accesses from the microprocessor 50 and acknowledges the presence of  $I/O$  data. The microprocessor 50 fetches up to four instructions in a single memory cycle and can perform much useful work before requiring another memory access. By decoupling the variable speed of the CPU 70 from the fixed speed of the I/O interface 432, optimum performance can be achieved by each. Recoupling between the CPU 70 and the interface **432** is accomplished with handshake signals on lines 436, with data/addresses passing on bus 90, 136." embodiment of the present invention, as shown in Fig. 17, at explained at page **32,** lines **3-29:**

From these two quotations, it is clear that the element in Fig. 17 missing from Fig. 2a in Magar is the ring counter variable speed clock 430, and that Magar is merely representative of the microprocessors" acknowledged as prior art in the above description from the present application, which prior art microprocessors use a "conventional crystal clock." Because the variable speed clock is a primary point of departure from the prior art, independent claims  $19, 65$ , **73** and 78 all recite a system including a variable speed clock or a method including a variable speed clock. In light of the prior art, of which Magar is a good example, Applicants are entitled to claims of this scope. Dependent claims  $20, 66, 74$  and  $79$  further recite a second clock, exemplifiedby the crystal clock **434** in Fig. 17.

should readily recognize that the speed of the cpu and the clock vary together due to manufacturing variation, operating voltage and temperature of the  $IC^{\prime\prime}$ , one of ordinary skill in the art should readily recognize that the speed of the cpu and the clock *do not* vary together due to manufacturing variation, operatingvoltage and temperature of the IC in the Magar microprocessor, as taught in the above quotation from the reference. This is simply because the Magar microprocessor clock is Contrary to the Examiner's assertion in the rejection that "one of ordinary skill in the art

**NANO-001/05US Resp.** To **3rd. O.A. 3**

frequency controlled by a crystal which is also external to the microprocessor. Crystals are by design fixed-frequency devices whose oscillation speed is designed to be tightly controlled and to vary minimally due to variations in manufacturing, operating voltage and temperature.The Magar microprocessor in no way contemplatesa variable speed clock as claimed.

In making the rejection based on Magar, the examiner appears to be confusing the multiple uses and meanings of the technical term "clock." A clock is simply an electrical pulse relative to which events take place. Conventionally,a CPU is driven by a clock that is generated by an crystal. The crystal might be connected directly to two pins on the CPU, as in Magar, and be caused to oscillate by circuitry contained in the CPU with the aid of possibly other external components. Alternatively,the crystal may be contained in a package with the oscillation circuitry, the packaged component thus called an oscillator, and connected to one pin on the CPU as in Edwards et al., U.S. Patent 4,680,698.

While an oscillator may be a clock, a clock is not usually an oscillator. An oscillator must exist someplace in the circuit from which a periodic clock is derived. In both cases, the crystal (or the entire oscillator in the second case) is external to the CPU, and the output of the oscillator circuitry is a "clock." This clock is typically modified to produce additional required clock signals for the system. The many clock signals are sometimes created by circuitry called a "clock generator." For example, see Magar, Fig. 2a. The "clock gen" connects to a crystal at external pins  $X1$  and  $X2$  and generates clock signals for the system  $Q1$ ,  $Q2$ ,  $Q3$ ,  $Q4$  and CLKOUT. Other cited reference have similar examples, see Palmer, U.S. Patent 4,338,675,Fig. 1, item 24; Pohlman et al., U.S. Patent 4, 112,490 Fig. 1, item 22. All these systems operate at a frequency determined by the external crystal. The single, fixed, oscillation frequency of the crystal is determined by the device is manufactured, i.e., how the crystal is cut and trimmed, and other factors. Crystals are used precisely for this purpose; they oscillate at a given frequency within a determined by their manufacture. Because of the cutting and trimming required, and that the crystal slice typically suspended by two wires to allow it to freely oscillate, crystal oscillators have never, to Applicants' knowledge, been fabricated on a single silicon substrate with a CPU, for instance. Even if they were, as previously mentioned, crystals are by design fixed-frequency devices whose oscillation frequency is designed to be tightly controlled and to vary minimally due to variations in manufacturing, operating voltage and temperature. The oscillation frequency of a crystal on the same substrate with the microprocessor would inherently not vary due to variations in manufacturing, operating voltage and temperature in the same way as the frequency capability of the microprocessoron the same underlying substrate, as claimed.

Note that the term clock can refer to many different signals since the definition is broad, and that it can also refer to the oscillator that is required to generate the clock. While a crystalcontrolled oscillator typically operates at a single speed, the circuitry around the crystal may be

NANO-001/05US Resp. To 3rd. **O.A.** 4 designed so that the output of the entire oscillator circuit can be varied. Many mechanisms can be used to control the output of a variable-frequency oscillator, including manual inputs, programcontrolled inputs, temperature sensors, or other devices. Non-crystal controlled oscillators are also possible, and when they are designed as variable-frequency oscillators they are typically also by manual inputs, program-controlled inputs, temperature sensors and other devices.

The present invention is unique in that it applies, and can only apply, in the circumstance where the oscillatoror variable speed clock is fabricated on the same substrate as the driven device. The example given is a non-crystal controlled circuit, a ring oscillator. **A** ring oscillator will oscillate at a frequency determined by its fabrication and design and the operating environment. Thus in this example, the user designs the ring oscillator (clock) to oscillate at a frequency appropriate for the driven device when both the oscillator and the device are under specified fabricationand environmentalparameters. Crucial to the present invention is that since both the oscillatoror variable speed clock and driven device are on the same substrate, when the fabrication and environmental parameters vary, the oscillation or clock frequency and the frequency capability of the driven device will automatically vary together. This differs from all cited references in that the oscillatoror variable speed clock and the driven device are on the same substrate, and that the oscillator or variable speed clock varies in frequency but does not require manual or programmed inputs or external or extra components to do so. Like the cited references, the driven device might additionally contain clock generation circuitry to produce variations on the clock output of the oscillatoror variable speed clock for the other circuitry on the device.

The remaining Bennett et al., Brantingham, Pollack, Gruner et al.and Suzuki et al. references, cited but not applied in a rejection, have been reviewed and found not pertinent to the invention as claimed.

Based on the above remarks, the rejection under 35 USC § 103 is believed to be overcome. All of the claims in the application are believed to be patentable over the prior art. This application is believed to be in condition for allowance, and allowance is solicited.

Respectfully submitted,

COOLÉY GODWARD LLE Willis E. Higgins Reg. No. 23,025

Five Palo Alto Square Palo Alto, CA 94306-2 155 Telephone: (415) 843-5145

**NANO-001/05US** Resp. To 3rd. **O.A.** *5*

 $\mathcal{O}$ 

Case3:12-cv-03877-VC Document97-5 Filed08/18/15 Page1 of 11

## Exhibit "V"

### Case3:12-cv-03877-VC Document97-5 Filed08/18/15 Page2 of 11



Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

 $\begin{array}{c} \end{array}$ 

This Amendment is being submitted in response to the first Office Action in the above-identified patent application.

### IN THE SPECIFICATION

At page 1, line 1, please change the title from "HIGH PERFORMANCE, LOW COST MICROPROCESSOR" to --HIGH PERFORMANCE MICROPROCESSOR HAVING VARIABLE SPEED SYSTEM CLOCK--.

1 202

 $\overline{1}$ .

,

110 JF 04/18/96 08484918

39.00 CK

ó

**21092053**

#### Please rewrite the Abstract as follows:

A high performance, low cost microprocessor system having a variable speed system clock is disclosed herein. The microprocessor system includes an integrated circuit having a central processing unit and a ring oscillator variable speed system clock for clocking the microprocessor $\lambda$ . The central processing unit and ring oscillator variable speed system clock cach include a plurality of electronic devices of like type, which allows the central clock. The microprocessor system may also processing unit to operate at a variable processing frequency dependent upon a variable speed include an input/output interface connected to exchange coupling control signals, address and data with the central processing unit. The input/output interface is independently clocked by a second clock connected thereto.

#### IN THE CLAIMS

Please amend claims 19-20 and 65-66 as follows:

19(Amended). A microprocessor system, comprising a single integrated circuit a central processing unit and a ring [counter] **oscillator** variable speed system clock connected to said central processing unit for clocking said central processing unit, said central processing unit and said ring [counter] oscillator variable speed system clock [being A type, said central processing unit operating at a variable processing frequency dependent upon a variable speed of said ring oscillator variable speed system clock.

20(Amended). The microprocessor system of Claim 19 additionally comprising an input/output interface connected to exphange couplying control signals, address and data with said [input/output interface]  $centr\alpha V$  processing unit, and a second clock independent of said ring (counter) oscillator variably speed system clock connected to said input/output interface.

65(Amended). In a n<sup>iic</sup>toprocessor integrated circuit, a method for clocking the microprocessor within the integrated circuit, comprising the steps of:

 $\overline{2}$ 

 $\int$ <sup>2</sup><sub>2</sub>

∧

[which comprises fabricating] providing a ring [counter] oscillator system clock having a plurality of fransistors within the integrated circuit, said plurality of transistors having operating characteristics disposed to vary similarly to operating characteristics of transistors included within the microprocessor; [and the microprocessor each having a plurality of transistors having operating characteristics which vary in the same way with variations in their fabrication,] and

using the ring [counter] oscillator system clock for clocking the microprocessor, said central processing unit operating at a variable processing frequency dependent upon a variable speed of said ring pscillator system clock.

 $66(Amended)$ . The method of Claim 65 additionally comprising the steps of: providing an input/out terface for the microprocessor integrated circuit, [and] clocking the input/output interface with a second clock independent of the ring [counter] oscillator system clock. and

buffering information within said input/output interface received from said microprocessor integrated circuit.

Please add the following new claims 71-79:

\

\

71. The microprocessor system of claim 20 further including system memory coupled to said input/output interface, said system/memory/being synchronized to said second clock and operating synchronously with respect to said ring oscillator variable speed system clock.

The method of claim 65 further including the steps of transferring information to and from said microprocessor in synchrony with said ring bscillator system clock\and

buffering said information to facilitate transfer of said information to and from system memory synchronously with respect to said ring oscillator system clock.

73. A microprocessor system comprising:

**21002053**

a central processing unit disposed upon a substrate, said central processing unit operating at a processing frequency and including a first plurality of transistors;

an oscillator disposed upon said substrate and connected to said central processing unit, said oscillator clocking said central processing unit at a clock rate and including a second paurality of transistors designed such that operating characteristics of said first plurality and said second plurality of transistors vary in the same way as a function of parameter variation in one pr more operational parameters associated with said substrate, thereby enabling said processing frequency to track said clock rate in response to said parameter variation)

74. The microprocessor system of claim 73 wherein said one or more parameters are included within the set consisting of: or erating temperature of said substrate, operating voltage of said substrate, and fabricatior process of said substrate.

75. The microprocessor system of claim 73 further comprising:

an input/output interface, connected between said central processing unit and an external memory bus, for facilitating excluding coupling control signals, address and data with said central processing unit;

an external clock, independent of said oscillator, connected to said input/output interface wherein said external clock is operative at a frequency independent of a clock frequency of said gscillator

 $\frac{6}{16}$  microprocessor system of claim  $\frac{75}{15}$  wherein said external clock comprises a fixed-frequency clock which operates synchronously relative to said oscillator.

 $\frac{y}{27}$ . The microprocessor system of claim  $\frac{y}{27}$  wherein said oscillator comprises a ring

78. In a microprocessor including a central processing unit, a method for said central processing unit comprising the steps of:

21092053

cillator.

 $\mathbb{G}$ 

,

providing said central processing unit upon a substrate, said central processing unit plurality of tra clocking said central processing unit at a clock rate using an oscillator disposed upon said substrate, said oscillator being provided so as to include a second plurality of transistors with said central processing unit being clocked by said oscillator at a variable frequency dependent upon variation in one or more operational parameters associated with said substrate, said processing frequency and said clock rate varying in the same way relative to said variation in said one or more operational parameters associated with said substrate. between the said central processing unit upon a substrate, said central processing<br>plurality of transitions and being operative at a processing frequency;

79. The method of claim 78 further comprising the steps of connecting an input/output interface between said tentral processing unit and an external memory bus, and exchanging coupling control signals, address and data between said input/output interface and said gentral processing unit;

clocking said input/output interface using an external clock wherein said external clock is operative at a frequency independent of a clock frequency of said oscillator.

21092053

/'

#### **REMARKS**

This amendment responds to the first office action. Claims 19-20 and 65-66 have been amended, and new claims 71-79 have been added.

The Examiner has requested that applicants update the status of the parent application. Applicants note that the parent application Serial No. 07/389,334 has issued as U.S. Pat. No. 5,440,749. Also pursuant to the Examiner's request, a new title and new abstract more aptly descriptive of the invention have been provided.

The Examiner has rejected claims 19-21 and 65-67 under 35 U.S.C. § 112 as being indefinite. With respect to the apparatus claims, the Examiner asserted that there exists no functional relationship and interconnection between the claimed components. Similarly, the Examiner asserted that a functional relationship does not exist between the steps of the method claims, and that it is unclear what the steps try to accomplish.

Applicants note that the present invention is directed to a microprocessor system including a central processing unit and a ring oscillator variable speed system clock connected thereto. In accordance with the claimed invention, the central processing unit and the ring oscillator variable speed system clock are provided in a single integrated circuit. This allows, for example, the central processing unit to track variations in the speed of the ring oscillator variable speed system clock, since the elements of each are disposed in the same integrated circuit. By this amendment the term "ring counter" has been replaced with "ring oscillator", in order to more particularly identify the ring oscillator (FIG. incorporated within a preferred implementation of the microprocessor system of the invention.

Although applicants submit that the "functional relationship" between the claimed central processing unit and system clock connected thereto is inherently clear, the apparatus and method claims have been amended in an effort to accommodate the Examiner's concerns with respect to 35 U.S.C. §112. For example, claim 19 now recites a "functional" relationship" in that it is made explicit that the ring oscillator variable speed system clock is disposed to clock the central processing unit. Moreover, the central processing unit and ring oscillator variable speed system clock are described as "each including a plurality of electronic devices of like type". This allows the central processing unit to operate at a

variable processing frequency which depends upon a variable speed of the ring oscillator variable speed system clock. See, for example, the specification at page 31, line *33* to page 32, line 1:

By deriving system timing from the ring oscillator 430, CPU 70 will always execute at the maximum frequency possible, but never too fast. For example, if the processing of a particular die is not good resulting in slow transistors, the latches and gates on the microprocessor 50 will operate slower than normal. Since the microprocessor 50 *ring oscillator clock 430 is made from the same transistors on the same die as the latches and gates,* it too will operate slower (oscillating at a lower frequency), providing compensation which allows the rest of the chip's logic to operate properly.

Method claim 65 has been similarly amended, and now recites the step of:

fabricating a ring oscillator system clock having a plurality of transistors, said plurality of transistors having operating characteristics disposed to vary similarly to operating characteristics of transistors included within the microprocessor ....

The method claims thus now prescribe a technique for clocking a microprocessor using a ring oscillator system clock comprised of transistors having similar operating characteristics as those within the microprocessor. This advantageously allows the processing frequency of the microprocessor to track the clock rate of the ring oscillator system clock.

The Examiner has rejected claims 19 and 65 under 35 U.S.C. § 103 as being unpatentable over Sheets. The Examiner stated that Sheets teaches a microprocessor system having a microprocessor and a variable speed clock generator. Although admitting that Sheets does not disclose that his clock is implemented using a ring oscillator, the Examiner opined that a "counter is a basis component of [a] clock generator". It was that choosing the counter to be of the ring type is merely a matter of design choice.

Applicants again observe that the present invention is directed to a system and method for clocking a central processing unit disposed *within the same integrated circuit* as a ring oscillator variable speed system clock. This allows, for example, the central processing unit to track variations in the speed of the ring oscillator variable speed system clock, since the elements of each are disposed in the same integrated circuit. That is, the operational speed of the microprocessor and ring oscillator clock are designed to vary similarly as a function of variation in temperature, processing and other parameters affecting circuit performance.

 $\mathbb{Z}^2$ 

The system of Sheets effects microprocessor clocking in a way which is entirely dissimilar from that of the present invention, and in fact teaches away from Applicants' clocking scheme. In particular, Sheets describes the use of discrete, commercially available microprocessor chips, e.g., the Motorola 68000 (col. 5, line 16), driven by a separate clock (VCO 12 of FIG. 1). As is well known, such microprocessor chips include terminals or pins, such as the CLK and INT terminals of microprocessor (FIG. 1), for receiving inputs from external devices like the VCO 12 and fixed oscillator 103. Because the VCO 12 is not integral with the microprocessor 101, Sheets has proposed a technique for adjusting the frequency of VCO 12 in accordance with a desired operating frequency of the microprocessor 101. Specifically, a digital word indicative of this desired operating frequency is written by microprocessor 101 to VCO 12 by way of data bus 104 as a means of adjusting clock frequency.

The present invention does not similarly rely upon provision of frequency control L, information to an external clock, but instead contemplates providing a ring oscillator clock and the microprocessor within the same integrated circuit. The placement of these elements within the same integrated circuit obviates the need for provision of the type of frequency control information described by Sheets, since the microprocessor and clock will naturally tend to vary commensurately in speed as a function of various parameters (e.g., temperature) affecting circuit performance. Sheets' system for providing clock control signals to an external clock is thus seen to be unrelated to the integral microprocessor/clock system of the present invention.

Although the foregoing clearly indicates the existence of a patentable distinction between the system of Sheets and the present invention, claims 19 and 65 have nonetheless been amended to advance prosecution of the application. Specifically, claims 19 and *65* now explicitly recite that the ring oscillator and microprocessor are provided within the same integrated circuit. Moreover, these claims further state that the plurality of transistors included within the ring oscillator clock have operating characteristics which vary similarly to operating characteristics of transistors included within the microprocessor, thereby enabling the processing frequency of the microprocessor to track the speed of the ring oscillator clock:

#### **21092053**

8.

.,.The CPU 70 executes at the fastest speed possible using the adaptive ring counter clock 430. Speed may vary by a factor of four depending upon temperature, voltage, and process. (page 32, lines 10-13)

Neither of these aspects of the present invention are suggested by Sheets. As discussed above, Sheets describes the use of commercially available microprocessor chips, and depicts the microprocessor  $101$  as being coupled to a separate clock (i.e., VCO 12) by way of a data bus 104 and address bus 105. Moreover, the VCO 12 clearly is not comprised of transistors having operating characteristics disposed to vary similarly to those of transistors within the microprocessor 101. Rather, the VCO 12 is seen to be comprised of an LC oscillator (col. 3, line 58 and FIG. 6), which clearly is not adapted to mimic variation in the speed of transistors within the microprocessor Accordingly, applicant respectfully submits that amended claims 19 and 65 are patentable over Sheets, and requests that the rejection thereof under  $35 \text{ U.S.C. }$  § 103 be withdrawn.

Since Schaire does not supplement the lack of teaching within Sheets with respect to amended claims 19 and 65, it is also respectfully submitted that pending claims 20-21 and 66-67 are patentable over Sheets in view of Schaire. Further with regard to pending claims 20 and 66, it is observed that Schaire provides no indication that bus interface unit 10 is clocked by a signal from a clock different from that used to clock the host microprocessor. That is, the origin of high-speed clock signal 230 (FIG. 1) provided to bus interface unit 10 does not appear to be described. Hence, Schaire fails to teach the claimed provision of separate, independent clock signals to an input/output interface buffer and microprocessor. Accordingly, applicant respectfully requests that the outstanding rejection of claims 20-21 and 66-67 under 35 U.S.C.  $\S$  103 be withdrawn.

By this amendment new claims 71-79 have also been added to more particularly identify the invention which appears to be available for protection. In this regard new claims 71-72 point out that information is transferred to and from the microprocessor in synchrony with the ring oscillator system clock, and that this information is buffered to facilitate transfer thereof to and from system memory synchronously with respect to the ring oscillator system clock. New claims 73-79 explicitly recite that the central processing unit and ring oscillator include first and second pluralities of transistors, respectively, and that the

9.

operating characteristics of these transistors vary in the same way as a function of variation in operational parameters  $(e.g.,$  operating temperature) of the substrate. This advantageously allows a processing frequency of the central processing unit to track a clock rate of the ring oscillator as a function of substrate parameter variation.

Accordingly, in view of the above remarks, it is submitted that this application is now ready for allowance. Early notice to this effect is solicited.

If in the opinion of the Examiner, a telephone conference would expedite the prosecution of the subject application, the Examiner is invited to call the undersigned at (415) 843-5000.

Respectfully submitted,

COOLEY GODWARD CASTRO HUDDLESON & TATUM

By: Willis E. Higgins

÷

Reg. No. 23,025

Cooley Godward Castro Huddleson & Tatum Five Palo Alto Square 3000 El Camino Real Palo Alto, CA 94306-2155 (415) 843-5000

21092053

Case3:12-cv-03877-VC Document97-6 Filed08/18/15 Page1 of 6

# **Exhibit "W"**



Washington, D.C. 2023 1

Sir:

 $\sim$   $\pm$ 

 $\frac{1}{2}$ 

This Amendment is being submitted in response to the Final Rejection dated July 8, 1996 in the above-identified patent application.

### IN THE CLAIMS



NANO-001/05US Resp. To Fin.

65(Twice Amended). In a microprocessor integrated circuit, a method for clocking the microprocessor within the integrated circuit, comprising the steps of

providing a ring oscillator system clock [having a plurality] constructed of [transistors] electronic devices within the integrated circuit, said [plurality of transistors] electronic devices having operating characteristics [disposed to] which will. because said ring oscillator system clock and said microprocessor are located within the same integrated circuit, vary [similarly to] together with operating characteristics of [transistors] electronic devices included within the microprocessor; and

using the ring oscillator system clock for clocking the microprocessor, said [central processing unit] microprocessor operating at a variable processing frequency dependent upon a variable speed of said ring oscillator system clock.

66(Twice Amended). The method of Claim 65 additionally comprising the steps of:

providing an input/output interface for the microprocessor integrated circuit, and clocking the input/output interface with a second clock independent of the ring oscillator system clock[, and

buffering information within said input/output interface received from said microprocessor integrated circuit].

5 *3*  $\mathcal{P}2$ (Amended). The method of claim  $\mathcal{P}3$  further including the [stepsl step of transferring information to and from said microprocessorin synchrony with said ring oscillator system clock[, and

buffering said information to facilitate transfer of said information to and from system memory synchronously with respect to said ring oscillator system clock].

73(Amended). A micropre cessor system comprising:

central processing unit dist osed upon [a] an integrated circuit substrate, said central processing unit operating at a processing frequency and [including] constructed of a first plurality of [transistors] electronic devices;

an oscillator disposed upon sa d integrated circuit substrate and connected to said central processing unit, said oscillator clocking said central processing unit at a clock rate and including a second plurality of [transistors] electronic devices, thus varying the [designed such that] operating characteristics of said first plurality and said second plurality of transistors [vary] in the same way as a function of parameter variation in one or more fabrication or operational parameters associated with said integrated circuit substrate thereby enabling said processing frequency to track said clock rate in response to said parameter variation

NANO-OO1/05US **Resp.** To Fin. Rej. 2

*3*

6  $I4$ (Amended). The microprocessor system of claim  $\tilde{I}$  wherein said one or more operational parameters [are included within the set consisting of:1 include operating temperature of said substrate[,]  $or operating voltage of said subtracte$ [, and fabrication process of said substrate].</u>

 $\frac{78}{\text{Amended}}$ . In a microprocessor system including a central processing unit, a method for clocking said central processing unit comprising the steps of:

providing said central processing unit upon [a] an integrated circuit substrate, said central processing unit [including] being constructed of a first plurality of transistors and being operative at a processing frequency;

providing a variable speed clock disposed upon said integrated circuit substrate, said variable speed clock being constructed of a second plurality of transistors; and

clocking said central processing unit at a clock rate using [an oscillator, disposed upon said substrate, said oscillator being provided so as include a second plurality of transistors] variable speed clock with said central processing unit being clocked by said [oscillator] variable speed clock at a variable frequency dependent upon variation in one or more fabrication or operational parameters associated with said integrated circuit substrate, said processing frequency and said clock rate varying in the same way relative to said variation in said one or more fabrication or operational parameters associated with said integrated circuit substrate.

Cancel claim 71. L

#### REMARKS

Appreciation is expressed for the courteous and helpful telephone interview granted by the Examiner on January 7 and 8,1997, with the undersigned attorney and Mr. George Shaw, representing the assignee of the application. The above changes to the claims are based on the discussion in the interview. Proposed changes to claims 19, 65 and 73 were sent by facsmile to the Examiner on January 7 to facilitate the further discussion on January 8. On January 8, the Examiner agreed that these changes merited furtherconsiderationof the application and appeared to overcome the prior art of record. The following remarks in part summarize the discussion in the interview and respond to specific points in the Final Rejection.

In the interview,the fact that operating characteristics of electronic devices in an integrated circuit will track one another depending on variations in the manufacturing process used to make the integrated circuit was discussed. This fact is described at page 31, line 1 through page 32, line 1 of this application, in the context of the microprocessor system of this invention. This fact is utilized in the present invention to provide a variable speed clock for the microprocessor, with the

NANO-OO1/05US **Resp.** To Fin. Rej. 3

Г

clock sped varying in the same way as variations in the operating characteristicsof the electronic devices making up the microprocessor. This allows the microprocessorto operate at its fastest safe operating speed, given its manufacturing process or changes in its operating temperature or voltage. In contrast, prior artmicroprocessor systems are given a rated speed based on possible worst case operating conditionsand **an** external clock is used to drive them no faster than the rated speed. Under other than worst case operating conditions, the prior art microprocessors are actually capable of operating at a faster clock speed than their rated speed.

The above changes to the claims have been made to bring out the above distinction over the prior art more clearly. It is believed that they overcome the rejection of claims  $19-21$ , 65-67 and 71-79 under 35 USC  $\S$  112, define statutory subject matter, i.e., a system implemented as a single integrated circuit having defined characteristics or a process, as well as distinguishing over the prior art of record.

In the rejection under  $35$  USC § 103, the Examiner contends that the Sheets reference indicatesin lines 46-48 of column 2 that the system 100shown in Figure 1 is fabricated *on* a *single chip* using MOS technology." Specific issue is taken with the inclusion of the italicized language in this characterization of the reference. Sheets does not say that the system 100is on a single chip, only that it is implemented in MOS technology. At column 5, lines 15-17, a specific exampleof the Motorola 68000microprocessor is given. That microprocessor is driven by an externalclock that provides a clock signal to a designated pin of the microprocessor integrated circuitpackage. Applicants are aware of no prior art teaching or suggesting a variable speed oscillator in the same integrated circuitwith a microprocessor and clocking the microprocessor with a clock speed that varies correspondingly with changes in operating characteristics of electronic devices making up the microprocessor, as a result of being in the same integrated circuit as the microprocessor, as claimed. Even if the Examiner is correct that the variable clock in Sheets is in the same integrated circuit as the microprocessor of system 100, that still does not give the claimed subject matter. In Sheets, a command input is required to change the clock speed. In the present invention, the clock speed varies correspondingly to variations in operatingparameters of the electronic devices of the microprocessor because both the variable speed clock and the microprocessor are fabricated together in the same integrated circuit. No command input is necessary to change the clock frequency. The rejection under  $35 \text{ USC} \$  103 is believed to be overcome.

\

All of the claims in the application are believed to be patentable over the prior art. This application is believed to be in condition for allowance, and allowance is solicited.

Respectfully submitted,

COOLEY GODWARD LLP S. Willis E. Higgins<br>Reg. No. 23,025

÷

Five Palo Alto Square Telephone: (415) 843-5145 Alto, CA 94306-2155

 $\sim 100$