Nos. 2016-1306, -1307, -1309, -1310, -1311

In the

United States Court of Appeals for the Federal Circuit

TECHNOLOGY PROPERTIES LIMITED LLC, PHOENIX DIGITAL SOLUTIONS LLC, PATRIOT SCIENTIFIC CORPORATION,

Plaintiffs-Appellants,

v.

HUAWEI TECHNOLOGIES CO., LTD., FUTUREWEI TECHNOLOGIES, INC., HUAWEI DEVICE CO., LTD., HUAWEI DEVICE USA INC., HUAWEI TECHNOLOGIES USA INC., ZTE CORPORATION, ZTE USA, INC., SAMSUNG ELECTRONIC CO., LTD, SAMSUNG ELECTRONICS AMERICA, INC., LG ELECTRONICS, INC., LG ELECTRONICS U.S.A., INC., NINTENDO CO., LTD., NINTENDO OF AMERICA INC.,

Defendants-Appellees.

Appeal from the United District Court for the Northern District of California, Case Nos. 3:12-cv-03786-VC, 3:12-cv-03865-VC, 3:12-cv-03876-VC, 3:12-cv-03880-VC, and 3:12-cv-03881-VC. The Honorable **Vince Chhabria**, Judge Presiding.

BRIEF OF PLAINTIFFS-APPELLANTS TECHNOLOGY PROPERTIES LIMITED LLC, PHOENIX DIGITAL SOLUTIONS, LLC and PATRIOT SCIENTIFIC CORPORATION

WILLIAM L. BRETSCHNEIDER SILICON VALLEY LAW GROUP 50 W. San Fernando Street Suite 750 San Jose, California 95113 (408) 573-5700

Counsel for Technology Properties Limited LLC BARRY J. BUMGARDNER NELSON BUMGARDNER, P.C. 3131 West 7th Street Suite 300 Fort Worth, Texas 76107 (817) 377-9111

Counsel for Phoenix Digital Solutions LLC

CHARLES T. HOGE KIRBY NOONAN LANCE & HOGE LLP 350 Tenth Avenue, Suite 1300 San Diego, California 92101 (619) 231-8666

Counsel for Patriot Scientific Corporation



UNITED STATES COURT OF APPEALS FOR THE FEDERAL CIRCUIT

TECHNOLOGY PROPERTIES LIMITED LLC, ET AL. HUAWEI TECHNOLOGIES CO., LTD., ET AL.

Case No. 16-1306, -1307, -1309, -1310, -1311

CERTIFICATE OF INTEREST

Counsel for the (petitioner) (appellant) (respondent) (appellee) (amicus) (name of party)

 Appellant
 certifies the following (use "None" if applicable; use extra sheets

 if necessary):
 if applicable

1. The full name of every party or amicus represented by me is:

Technology Properties Limited LLC.

2. The name of the real party in interest (Please only include any real party in interest NOT identified in Question 3. below) represented by me is: Technology Properties Limited LLC.

3. All parent corporations and any publicly held companies that own 10 percent of the stock of the party or amicus curiae represented by me are listed below. (Please list each party or amicus curiae represented with the parent or publicly held company that owns 10 percent or more so they are distinguished separately.)

Technology Properties Limited LLC does not have any parent corporations and no publicly held company owns 10 percent or more of the stock in Technology Properties Limited LLC.

4. The names of all law firms and the partners or associates that appeared for the party or amicus now represented by me in the trial court or agency or are expected to appear in this court (and who have not or will not enter an appearance in this case) are:

See Attachment "A"

3/10/16

Date

/s/ Barry J. Bumgardner

Signature of counsel

ered

cc: All Counsel of Record Via Court's CM-ECF

Barry J. Bumgardner

Printed name of counsel

Attachment "A" to the Certificate of Interest

Counsel of Record for Technology Properties Limited LLC

William L. Bretschneider (SBN 144561) Silicon Valley Law Group 50 W. San Fernando Street, Suite 750 San Jose, California 95113 Phone: (408) 573-5700 Fax: (408) 573-5701 wlb@svlg.com

Barry J. Bumgardner (*Pro Hac Vice*) barry@nelbum.com NELSON BUMGARDNER, P.C. 3131 W. 7th Street, Suite 300 Fort Worth, Texas 76107 [Tel.] (817) 377-9111 [Fax] (817) 377-3485

UNITED STATES COURT OF APPEALS FOR THE FEDERAL CIRCUIT

TECHNOLOGY PROPERTIES LIMITED LLC, ET AL. HUAWEI TECHNOLOGIES CO., LTD., ET AL.

Case No. 16-1306, -1307, -1309, -1310, -1311

CERTIFICATE OF INTEREST

Counsel for the (petitioner) (appellant) (respondent) (appellee) (amicus) (name of party)

 Appellant
 certifies the following (use "None" if applicable; use extra sheets

 if necessary):
 if applicable

1. The full name of every party or amicus represented by me is: Phoenix Digital Solutions LLC.

2. The name of the real party in interest (Please only include any real party in interest NOT identified in Question 3. below) represented by me is:

Phoenix Digital Solutions LLC.

3. All parent corporations and any publicly held companies that own 10 percent of the stock of the party or amicus curiae represented by me are listed below. (Please list each party or amicus curiae represented with the parent or publicly held company that owns 10 percent or more so they are distinguished separately.)

(1) Technology Properties Limited LLC; and

(2) Patriot Scientific Corporation. Patriot Scientific Corporation is a publicly held company and owns 10 percent or more of the membership interest in Phoenix Digital Solutions LLC.

4.
The names of all law firms and the partners or associates that appeared for the party or amicus now represented by me in the trial court or agency or are expected to appear in this court (and who have not or will not enter an appearance in this case) are:

See Attachment "A"

3/10/2016

Date

/s/ Barry J. Bumgardner

Signature of counsel

d
1

cc: All Counsel of Record Via Court's CM-ECF

Barry J. Bumgardner

Printed name of counsel

Attachment "A" to the Certificate of Interest

Counsel of Record for Phoenix Digital Solutions LLC

Edward R. Nelson, III (Pro Hac Vice) ed@nelbum.com Brent Nelson Bumgardner (Pro Hac Vice) brent@nelbum.com Barry J. Bumgardner (Pro Hac Vice) barry@nelbum.com Thomas C. Cecil (Pro Hac Vice) tom@nelbum.com Stacie Greskowiak McNulty¹ (*Pro Hac Vice*) Stacie@nelbum.com John Murphy (Pro Hac Vice) murphy@nelbum.com **NELSON BUMGARDNER, P.C.** 3131 W. 7th Street, Suite 300 Fort Worth, Texas 76107 [Tel.] (817) 377-9111 [Fax] (817) 377-3485 Christopher D. Banys (SBN 230038) cdb@banyspc.com Jennifer Lu Gilbert (SBN 255820) jlg@banyspc.com Christopher J. Judge (SBN 274418) cjj@banyspc.com Richard Cheng-hong Lin (SBN 209233) <u>rcl@banyspc.co</u>m BANYS, P.C.

1032 Elwell Court, Suite 100 Palo Alto, California 94303 [Tel.] (650) 308-8505 [Fax] (650) 353-2202

Eric M. Albritton (*Pro Hac Vice*) ema@emafirm.com ALBRITTON LAW FIRM P.O. Box 2649 Longview, Texas 75606 [Tel.] (903) 757-8449 [Fax] (903) 758-7397

¹ Terminated as counsel for Phoenix Digital Solutions LLC on December 2, 2015.

Robert Greenspoon <u>rpg@fg-law.com</u> Travis Campbell <u>tc@fg-law.com</u> **FLACHSBART & GREENSPOON, LLC** 333 North Michigan Avenue, 27th Floor

Chicago, Illinois 60601 [Tel.] (312) 551-9500 [Fax] (312)551-9501

UNITED STATES COURT OF APPEALS FOR THE FEDERAL CIRCUIT

TECHNOLOGY PROPERTIES LIMITED LLC, ET AL. HUAWEI TECHNOLOGIES CO., LTD., ET AL.

Case No. 16-1306, -1307, -1309, -1310, -1311

CERTIFICATE OF INTEREST

Counsel for the (petitioner) (appellant) (respondent) (appellee) (amicus) (name of party)

 Appellant
 certifies the following (use "None" if applicable; use extra sheets

 if necessary):
 if applicable

1. The full name of every party or amicus represented by me is: Patriot Scientific Corporation.

2. The name of the real party in interest (Please only include any real party in interest NOT identified in Question 3. below) represented by me is:

Patriot Scientific Corporation.

3. All parent corporations and any publicly held companies that own 10 percent of the stock of the party or amicus curiae represented by me are listed below. (Please list each party or amicus curiae represented with the parent or publicly held company that owns 10 percent or more so they are distinguished separately.)

Patriot Scientific Corporation does not have any parent corporations and no publicly held company owns 10 percent or more of the stock in Patriot Scientific Corporation.

4. The names of all law firms and the partners or associates that appeared for the party or amicus now represented by me in the trial court or agency or are expected to appear in this court (and who have not or will not enter an appearance in this case) are:

See Attachment "A"

3/10/2016

Date

/s/ Charles T. Hoge

Signature of counsel

ered

cc: All Counsel of Record Via Court's CM-ECF

Charles T. Hoge

Printed name of counsel

Attachment "A" to the Certificate of Interest

Counsel of Record for Patriot Scientific Corporation

Charles T. Hoge Kirby Noonan Lance & Hoge LLP 350 Tenth Avenue, Suite 1300 San Diego, California 92101 Phone: (619) 231-8666 Fax: (619) 231-9593 choge@knlh.com

TABLE OF CONTENTS

Certificates	of Interesti
Table of Au	uthoritiesx
Statement of	of Related Cases1
Appellate J	urisdictional Statement2
Statement of	of the Issues4
Statement of	of the Case4
A.	Introduction5
В.	Overview of the '336 Patent7
C.	Microprocessor Clocking Technology and Terminology8
	1. Clock Signals Used in Microprocessors
	2. Clock Signals Used in Data Communications10
	3. Oscillators and Clock Generators11
D.	Technical Description of the Inventions Claimed in the '336 Patent
E.	Accused Devices
F.	Claim Construction History
SUMMAR	Y OF THE ARGUMENT
ARGUME	NT
А.	Standard of Review

	e District Court Erred by Finding Disclaimer Where No Clear I Unambiguous Disclaimer Was Present	33
	Magar	
ii.	Sheets	. 44
CONCLUSION	AND RELIEF SOUGHT	. 50

TABLE OF AUTHORITIES

Cases

Page

Avid Tech., Inc. v. Harmonic, Inc., 2016 U.S. App. LEXIS 1439 (Fed. Cir. Jan. 29, 2016)
<i>HTC Corp. v. Technology Properties Ltd., et al.,</i> 3:08-cv-882 (No. 364 at 13-16) (N.D. Cal., June 12, 2012)25-26
Technology Properties Ltd. et al. v. Matsushita Elec. Indus. Co., Ltd., et al., Case No. 2:05-cv-494 (No. 259) (E.D. Tex., June 15, 2007)
Technology Properties Ltd., et al. v. Huawei Technologies Co., Ltd., et al., Case No. 3:12-cv-03865-VC (N.D. Cal., September 18, 2015)1, 2, 8
<i>Technology Properties Limited LLC, et al.</i> v. <i>LG Electronics, Inc., et al.,</i> Civil Action No. 3:12-cv-03880-VC
Technology Properties Limited LLC, et al. v. Nintendo Co., Ltd., et al., Civil Action No. 3:12-cv-03881-VC
Technology Properties Limited LLC, et al. v. Samsung Electronics, Co., Ltd., et al., Civil Action No. 3:12-cv-03877-VC
<i>Technology Properties Limited LLC, et al.</i> v. <i>ZTE Corporation, et al.</i> , Civil Action No. 3:12-cv-03876-VC

Statutes

28 U.S.C. § 1259(a)(1)	4
28 U.S.C. § 1331	2
28 U.S.C. § 1338(a)	2

STATEMENT OF RELATED CASES

No other appeals in or from the same civil actions or proceedings were previously before this or any other appellate court. The present appeal arises out of a claim construction ruling issued in the following five Northern District of California cases:

Civil Action No. 3:12-cv-03865-VC, *Technology Properties Limited LLC*, et al. v. Huawei Technologies Co., Ltd., et al.;

Civil Action No. 3:12-cv-03876-VC, *Technology Properties Limited LLC*, et al. v. ZTE Corporation, et al.;

Civil Action No. 3:12-cv-03877-VC, Technology Properties Limited LLC, et al. v. Samsung Electronics, Co., Ltd., et al.;

Civil Action No. 3:12-cv-03880-VC, *Technology Properties Limited LLC*, et al. v. LG Electronics, Inc., et al.; and

Civil Action No. 3:12-cv-03881-VC, *Technology Properties Limited LLC*, et al. v. Nintendo Co., Ltd., et al.

Notices of Appeal were filed in the district court cases on December 7, 2015. The

appeals were docketed on December 11, 2015:

No. 16-1306, Technology Properties Limited LLC, et al. v. Huawei Technologies Co., Ltd., et al.;

No. 16-1307, Technology Properties Limited LLC, et al. v. ZTE Corporation, et al.;

No. 16-1309, Technology Properties Limited LLC, et al. v. Samsung Electronics, Co., Ltd., et al.;

No. 16-1310, Technology Properties Limited LLC, et al. v. LG Electronics, Inc., et al.; and

No. 16-1311, Technology Properties Limited LLC, et al. v. Nintendo Co., Ltd., et al.

The cases were consolidated by this Court on December 16, 2015 (Dkt. No. 2). The *Huawei* case (No. 16-1306) was designated as the lead appeal.

APPELLATE JURISDICTIONAL STATEMENT

The United States District Court for the Northern District of California had subject matter jurisdiction pursuant to 28 U.S.C. §§ 1331 and 1338(a). On September 22, 2015, the district court entered a Claim Construction Report and Recommendation regarding the entire oscillator term found in certain claims of U.S. Pat. No. 5,809,336 (the "336 Patent"). Appx7-17 (Report and Recommendation. $3:12-cv-03865-VC^1$ (No. 98) (N.D. Cal., September 22, 2015) (the "Grewal R&R")), subsequently entered by the District Court without modification, Appx4-5 (Order Adopting Magistrate Judge's Report and Recommendations (No. 108) (November 9, 2015) (the "Order Adopting Magistrate Judge's Report and Recommendation")). As a result of this ruling, Plaintiffs and four of the five Defendants (excepting Huawei) agreed to move to stay the underlying actions, with the exception of claim construction objections, and agreed that under the construction of the entire oscillator term recommended by Judge

¹ Unless otherwise indicated, docket numbers refer to the documents from *Technology Properties Ltd., et al. v. Huawei Technologies Co., Ltd., et al.*, Case No. 3:12-cv-03865-VC.

Grewal in his R&R, "all accused products of all [Defendants] do not infringe the asserted claims." Appx3374-80 (Joint Motion to Stay All Proceedings and Deadlines Pending Resolution of Objections to Claim Construction Report and Recommendation (No. 105) (September 25, 2015)).² Plaintiffs filed their objections to the Grewal R&R on October 6, 2015 in the district court. Appx3237-520 (Plaintiffs' Motion for De Novo Determination of Dispositive Matter Referred to Magistrate Judge, or, in the Alternative, Motion for Relief from Nondispositive Pretrial Order of Magistrate Judge (No. 105) (October 6, 2015)). Defendants filed their response on October 20, 2015. Appx3521-4337 (Defendants' Response to Plaintiffs' Motion for De Novo Determination of Dispositive Matter Referred to Magistrate Judge, or, in the Alternative, Motion for Relief from Nondispositive Pretrial Order of Magistrate Judge (No. 106) (October 20, 2015)). Without a hearing, on November 9, 2015, the district court adopted Judge Grewal's R&R. Appx4-5 (Order Adopting Magistrate Judge's Report and Recommendation). On November 12, 2015, all Parties (including Huawei) filed a stipulation that none of Appellees' products accused of infringing the '336 Patent under the now adopted claim construction of the *entire oscillator* term infringed any of the asserted claims of the '336 Patent. Appx4469-79 (Stipulation for Entry of Final Judgment Based

² Plaintiffs later filed a contested motion to stay the Huawei case. On October 5, 2015, the motion to stay was granted. Appx91-2 (Nos. 100 and 104).

on the Court's Claim Construction (No. 109) (October 12, 2015)). On November 13, 2015, the district court entered final judgment in these matters pursuant to the Parties' stipulations. Appx1-3 (Final Judgment (No. 110) (November 13, 2015)).

On December 7, 2015, notices of appeal regarding these rulings were timely filed. Appx4480-3 (Notice of Appeal (No. 112) (December 7, 2015)). The orders appealed from are final. This Court has appellate jurisdiction under 28 U.S.C. § 1259(a)(1).

STATEMENT OF THE ISSUES

Whether the district court erred in finding certain disclaimers associated with the claim limitation "an entire oscillator disposed upon said integrated circuit substrate" based on statements made by Applicants during the prosecution of the patent?

STATEMENT OF THE CASE

This appeal relates to five actions for patent infringement brought by Plaintiffs-Appellants Technology Properties Limited LLC, Phoenix Digital Solutions LLC, and Patriot Scientific Corporation against Defendants-Appellees Huawei Technologies Co., Ltd., Futurewei Technologies, Inc., Huawei Device Co., Ltd., Huawei Device USA Inc., Huawei Technologies USA Inc., (collectively, "Huawei"), ZTE Corporation, ZTE USA, Inc., (collectively, "ZTE"), Samsung Electronics Co., Ltd., Samsung Electronics America, Inc., (collectively, "Samsung"), LG Electronics, Inc., LG Electronics U.S.A., Inc., (collectively, "LG"), Nintendo Co., Ltd., and Nintendo of America Inc., (collectively, "Nintendo), in Civil Action Nos. 3:12-cv-03865-VC ("Huawei"), 3:12-cv-03876-VC ("ZTE"), 3:12-cv-03877-VC ("Samsung"), 3:12-cv-03880-VC ("LG") and 3:12-cv-03881-VC ("Nintendo") in the United States District Court for the Northern District of California.

A. Introduction

The sole claim term at issue in this appeal, "an entire oscillator disposed upon [an] integrated circuit substrate", has been construed by the International Trade Commission ("ITC") and various district courts four times. All of the judges substantively agree as to the affirmative meaning of this term, as do the parties to the present appeal. ³ The disagreement among everyone, however, concerns what the *entire oscillator* term does not mean (*i.e.*, what subject matter was disclaimed during prosecution). *Each time* a tribunal has construed this

³ The parties in the present case agree that the term "an entire oscillator disposed upon said integrated circuit substrate" should be affirmatively construed as "an [oscillator] that is located entirely on the same semiconductor substrate as the [central processing unit]" (the terms in brackets denote terms that are subject to further agreed constructions). As discussed below, however, Appellees believe that disclaimers should be added to this base construction. Appx1469 (Patent Local Rule 4-3 Joint Claim Construction and Prehearing Statement, Exhibit B at 6 (Item No. 16) (listing the parties' competing constructions for the *entire oscillator* term)).

Case: 16-1306 Document: 60 Page: 17 Filed: 03/10/2016

phrase, *different disclaimers* have been found, in light of *the same portions* of the prosecution history. In the present case, Magistrate Judge Grewal (whose construction was adopted by the district court) found a manifestly different construction for the *entire oscillator* term than he had in a prior case, despite reviewing the same prosecution history, the same prior art references, and the same statements by Applicants. The fact that each judge that has construed the *entire oscillator* term has come to materially different conclusions as to the disclaimers associated with the term is *prima facie* evidence that there is no "clear and unambiguous" disavowal of claim scope associated with the term.

Assuming, however, some sort of disclaimer exists because each court found some (albeit different) disclaimer associated with the *entire oscillator* term, such disclaimer should be narrowly drawn to the core subject matter that was unambiguously disclaimed, not beyond where reasonable minds differ. When a proper disclaimer is drawn to what was unambiguously disclaimed, the resulting disclaimer is materially narrower than that found by Judge Grewal in the present case and as proposed by Appellees. Accordingly, if a disclaimer is to be found, this Court should adopt the construction (which includes a disclaimer) as set forth by Appellants, vacate the order of non-infringement, and remand the case to the district court.

B. Overview of the '336 Patent

U.S. Patent No. 5,809,336, filed in 1989, describes the architecture of a general purpose microprocessor and touches on many aspects of microprocessor design and implementation. Topics such as the arrangement of registers, instruction format, I/O ports, signal timing, and clocking are discussed in detail. The disclosure itself is lengthy, spanning 21 figures and 30 columns of text. Six patents have issued from the same specification found in the '336 Patent. *See generally* Appx18-70 (the '336 Patent).


The '336 Patent has a long licensing history. Starting in 2004, over 100 companies have taken a license to the '336 Patent (and patents in the same family), with many licenses occurring outside of litigation. The '336 Patent family has generated more than \$300,000,000 in licensing revenue due to the fundamental nature of the patents. Alongside these licensing efforts there have been multiple post grant proceedings associated with the '336 Patent. Starting in 2006, six reexamination requests have been filed challenging the '336 Patent. As a result of these reexamination proceedings, two reexamination certificates have been issued, the last dated November 23, 2010. Appx56-70 ('336 Patent's Reexamination Certificates).

7

C. Microprocessor Clocking Technology and Terminology

1. Clock Signals Used in Microprocessors

Digital microprocessors (*e.g.*, the central processors found in personal computers, cell phones, routers, etc.) all require a clock signal to operate. A clock signal is a signal that oscillates between a low voltage value (typically 0 Volts) and a higher value (5 Volts was common at the time the '336 Patent was filed, but this value has decreased over the years to approximately 1.5 Volts in today's processors). Appx4358-9 (Claim Construction Transcript, 21:19-22:10, *Technology Properties Ltd., et al. v. Huawei Technologies Co., Ltd., et al.*, 3:12-cv-03865-VC (N.D. Cal., September 18, 2015) (the "Markman Hearing Transcript")). These high and low voltages represent logical 1's and 0's in the processor's digital logic. *Id.* A clock signal is typically a square wave in the form shown below:



A clock signal is used by a microprocessor to synchronize the processor's internal operations. In this regard, clock signals are often analogized to an orchestra conductor or a metronome. Almost all of the digital logic circuits of a microprocessor receive some form of the clock signal and use it to know when to move on to their next operation. In the presence of a clock signal, digital circuits can be constructed and interconnected such that they all operate no faster or slower than the common clock signal supplied to all of them. This, in turn, prevents any one circuit from operating ahead of the others and introducing errors into the system. *See generally* Appx4347 and 4357-9 (*Id.* at 9:1-9 and 19:21-21:7 (presenting both Appellees' and Appellants' views from the technology tutorial portion of the Markman hearing)).

When electronic device manufacturers refer to "how fast" their device "runs", they are typically referring to the maximum frequency of the clock signal that controls the operation of the primary microprocessor in the device. The number of times a clock oscillates in one second is measured in Hertz (*e.g.*, a clock signal that oscillates from low to high then back to low ten times in one second would be operating at 10 Hertz (Hz)). Appx4360 (*Id.* at 22:11-16). In a real world scenario, if a laptop computer manufacturer said its laptop runs at "2.4 GHz", that means the clock signal that controls the central microprocessor oscillates from low to high (and back again) 2.4 billion times each second.

2. Clock Signals Used in Data Communications

Clock signals are also used in transmitting data from one point to another. In one example, a data bus will run between two devices that need to exchange data. This bus may be comprised of two or more wires over which data is sent and received. Along with the wires on which the data is transmitted is another wire that carries a clock signal. Much like the clock signal discussed above that synchronizes the operations of a microprocessor, a clock signal is used in the transmission of data to let the sending device know when to write data on to a bus and to let the receiving device know when it can read the data. On some busses, the values on the data lines can (and do) change values millions of times a second. Typically, these values are logical 0's and 1's (*i.e.*, low voltage and high voltage values). Given that the signals on the bus are constantly transitioning from one value to another, the receiving device has to know when to "sample" the data (*i.e.*, read the current voltage values off the bus and interpret it as valid data). This is where the clock signal is used. The receiving circuit monitors the clock signal to know when it should read the bus and expect valid data.

For example, transceiver circuits (circuits that both transmit and receive data) can be designed such that, when reading data on a bus, the data will be read only when the clock signal is high (a logical 1 value). In such a system, the

10

transmitting device has to be designed so that the data it transmits on the bus is valid (*i.e.*, not in some indeterminate state) when the clock is high.

3. Oscillators and Clock Generators

At their origin, clock signals are generated by oscillators. For the purposes of this discussion, two types of oscillators are important: quartz crystals and ring oscillators. Quartz crystals are very small pieces of quartz that naturally generate an oscillating electrical signal when another electrical signal is applied to them. This oscillating signal can be used as a clock signal. The frequency at which the crystal oscillates is a function of the size of the actual crystal. Quartz crystals are inexpensive and commonly used in watches to keep time, for example. Appx4362 (*Id.* at 24:4-14). They are also used in a variety of computing systems either as the source of a clock signal itself or as a reference signal for other clocks. Quartz crystals are particularly useful as reference signals because clock signals that originate from a quartz crystal oscillate at a near constant frequency, regardless of the crystal's environment (e.g., the temperature of the surrounding air). Appx4364 (*Id.* at 26:7-13). In the case of a wristwatch based on a quartz crystal, it would not be desirable for the watch to run fast or slow based on whether the wearer of the watch was surfing or snow skiing, for example.

Ring oscillators are another device that can organically generate a clock signal. Figure 18 of the '336 Patent illustrates a ring oscillator:




FIG._18

Appx33 ('336 Patent, Fig. 18). A ring oscillator is an odd number of inverters connected in a loop.⁴ An inverter is a simple digital circuit that takes as input a high or low voltage level (*i.e.*, a binary 0 or 1 value) and outputs the opposite value. Typically, an inverter is comprised of one to three transistors. When there are an odd number of inverters connected in a loop, as shown in Fig. 18, an unstable situation is created, as the outputs and inputs to the inverters in the loop keep changing state from 0 to 1 then back to 0, due to the odd number of inverters in the loop. This natural cycling of any one inverter from 0-1-0-1- . . . creates an oscillating signal that can be used as a clock signal. *See generally* Appx4378-9 (Markman Hearing Transcript at 40:8-41:1).

⁴ The parties have agreed to a construction of the term "ring oscillator", as used in the claims of the '336 Patent, as "an [oscillator] having multiple, odd number of inversions arranged in a loop, wherein the [oscillator] is variable based on the temperature, voltage and process parameters in the environment." Appx1463 (Patent Local Rule 4-3 Joint Claim Construction and Prehearing Statement, Exhibit A at 5 (No. 75) (Exhibit A (Appx1459-63) of No. 75 lists the claim terms on which the parties reached an agreed construction and the construction)).

The maximum speed at which an oscillator can oscillate is a function of the switching speed of the individual transistors that make up the oscillator. The switching speed of a transistor is the time it takes for the output of a transistor to change from a logical high/low state to a low/high state. The amount of time for any transistor to change state is very short, but it is finite, and serves as a limit on how fast the ring oscillator can oscillate. *Id*.

The switching time of any transistor is affected by several variables. First, the structure of the transistor itself comes into play. Transistors can be constructed to minimize switching time, power consumption, or for reliability and longevity. Often, these goals are at odds with one another. "Fast" switching transistors typically draw more power than "slow" switching transistors, for instance.

Beyond the intentional variations in a transistor's structure, there are the unintentional variations introduced in the manufacturing process. Semiconductor chips start life as part of a semiconductor wafer. A wafer is a round disk of silicon on which many chips are constructed at the same time. It is a curious fact of the semiconductor manufacturing process that different wafers, built to identical specifications, using the same equipment, will demonstrate significant variations in electrical properties. *See generally* Appx4345-6 (*Id.* at 7:8-8:23).

These variations are caused by the slightest changes in the manufacturing process from one wafer to the next. These variations can arise from different

Case: 16-1306 Document: 60 Page: 25 Filed: 03/10/2016

levels in the impurities in the chemicals used to make the wafers, different environmental conditions (*e.g.*, dust levels in the air, humidity, temperature, air pressure, etc.), variations in the atomic makeup of the wafer itself, and so on. While manufacturers go to great lengths to minimize these variations, they have always existed in the industry. *Id*.

As a result of these variations, otherwise identical chips can exhibit significant performance differences. For example, the maximum operational frequency at which two identical chips manufactured on the same day at the same location can vary, as can the power drawn by a chip while running at a particular frequency. *Id.*

In addition to the conditions discussed above that occur when a chip is manufactured, environmental conditions at the time a chip operates will affect the switching time of transistors, and hence the frequency at which a ring oscillator operates. Appx4348 (*Id.* at 10:8-16) and Appx45-6 ('336 Patent at 16:59-17:10). Variables such as the temperature of the transistor and the voltage level of the power supply will cause transistors to switch at different speeds. So, for instance, as disclosed in the '336 Patent, a ring oscillator will oscillate at a lower frequency at a higher temperature than when it is at a lower temperature. *Id.*

D. Technical Description of the Inventions Claimed in the '336 Patent

While the '336 Patent's disclosure describes many different and innovative aspects of microprocessor architecture, the claims of the '336 Patent are centered on the interaction of a central processing unit with two clock generators.⁵ For example, Claim 6 (a representative claim) requires:

A microprocessor system comprising:

a central processing unit disposed upon an integrated circuit substrate, said central processing unit operating at a processing frequency and being constructed of a first plurality of electronic devices;

an entire oscillator disposed upon said integrated circuit substrate and connected to said central processing unit, said oscillator clocking said central processing unit at a clock rate and being constructed of a second plurality of electronic devices, thus varying the processing frequency of said first plurality of electronic devices and the clock rate of said second plurality of electronic devices in the same way as a function of parameter variation in one or more fabrication or operational parameters associated with said integrated circuit substrate, thereby enabling said processing frequency to track said clock rate in response to said parameter variation;


an on-chip input/output interface, connected between said central processing unit and an off-chip external memory bus, for facilitating exchanging coupling control signals, addresses and data with said central processing unit; and

an off-chip external clock, independent of said oscillator, connected to said input/output interface wherein said off-chip external clock is operative at a frequency independent of a clock frequency of said oscillator and

⁵ The only oscillator that is at issue in this appeal is the "entire oscillator" element. The other oscillator mentioned in the claims, the "off-chip external clock" is not at issue.

wherein a clock signal from said off-chip external clock originates from a source other than said oscillator.

Appx67 ('336 Patent, Claim 6). Fig. 17 of the '336 Patent illustrates this arrangement:



Appx34 ('336 Patent, Fig. 17). In sum, the claims of the '336 Patent require four primary elements: (1) a CPU, (2) a first clock used for the CPU (*i.e.*, the entire oscillator), (3) an I/O interface, and (4) a second clock used for the I/O interface (*i.e.*, the off-chip clock). The CPU and CPU clock are on the same substrate (physical piece of silicon) and the I/O clock is located apart from the chip that contains the CPU and CPU clock. The '336 Patent discusses the purpose for this particular arrangement:

Most microprocessors derive all system timing from a single clock. The disadvantage is that different parts of the system can slow all operations. The microprocessor 50 provides a dual-clock scheme as shown in FIG. 17,

with the CPU 70 operating asynchronously to I/O interface 432 forming part of memory controller 118 and the I/O interface 432 operating (FIG. 2) synchronously with the external world of memory and I/O devices. The CPU 70 executes at the fastest speed possible using the adaptive ring counter clock 430. Speed may vary by a factor of four depending upon temperature, voltage, and process. The external world must be synchronized to the microprocessor 50 for operations such as video display updating and disc drive reading and writing. This synchronization is performed by the I/O interface 432, speed of which is controlled by a conventional crystal clock 434. The interface 432 processes requests for memory accesses from the microprocessor 50 and acknowledges the presence of I/O The microprocessor 50 fetches up to four data. instructions in a single memory cycle and can perform much useful work before requiring another memory access. By decoupling the variable speed of the CPU 70 from the fixed speed of the I/O interface 432, optimum performance can be achieved by each. Recoupling between the CPU 70 and the interface 432 is accomplished 35 with handshake signals on lines 436. with data/addresses passing on bus 90, 136.

Appx46 ('336 Patent, 17:12-37).

To summarize the preceding paragraph, the '336 Patent recognizes that, at the time of filing (1989), most computing systems were driven by a single clock source. This was a workable solution based on the technology of the day, where the clock frequency at which the processor ran and frequency at which the I/O port was clocked were comparable, and tended not to vary. What the '336 Patent disclosed, however, departed from this traditional arrangement. First, two clock sources were provided: one a variable speed on-chip ring oscillator to clock the

CPU, and one quartz crystal based off-chip to clock the bus running between an I/O port on the chip and another device. This provided several benefits. First, since the CPU clock is located on the same semiconductor substrate as the CPU, and is constructed of the same types of transistors as the CPU, the CPU and CPU clock will experience the same environmental conditions and be subject to the same manufacturing deviations. This allows the performance of the transistors that make up the CPU clock to track the transistors that make up the CPU. In addition, in the claimed system, the CPU and I/O clock do not have to run at the same speed. Thus, the CPU clock that drives the CPU could run at a faster rate than the I/O clock associated with the I/O interface. Lastly, the CPU and I/O clocks can vary in frequency without affecting one another. The CPU clock associated with the CPU can speed up and slow down while the I/O clock stays constant (due to it being based on a quartz crystal). This architecture, while novel in 1989, has become standard in almost all microprocessor systems today.

In the particular embodiment described in the '336 Patent, the ring oscillator will run at its natural, maximum speed, at all times. Although ring oscillators often utilize feedback (such as voltage or current control) to restrict the speed of oscillation, in the embodiment described in the '336 Patent, the ring oscillator is unrestricted by any external references that might act like a governor. This speed will thus depend on the structure of the transistors that make up the oscillator, as

Case: 16-1306 Document: 60 Page: 30 Filed: 03/10/2016

well as the environment in which the chip finds itself (*e.g.*, the temperature of the ambient air, voltage levels of the power supply to the chip, etc.). Since most of these variables will be the same for the CPU and the transistors that make up the oscillator of the CPU clock, the switching speed of those two sets of transistors will vary together. This means that the frequency of the CPU clock will tend to increase or decrease in the same manner as the switching speed of the transistors that make up the CPU. Thus, the clock will run at (or near) the maximum possible speed of the CPU.

Another real-world benefit associated with having two clocks running at independent frequencies is that the speed of the microprocessor is no longer tied to that of the I/O interface. I/O interfaces tend to be defined by industry standards and can evolve rather slowly. CPUs, on the other hand, are not so constrained, and microprocessor manufacturing companies go to great lengths to have their processors run as fast as possible. Providing two clocks, as described in the '336 Patent, allows CPUs to run at the fastest speed possible, while at the same time allowing I/O interfaces to run at slower speeds to maintain compatibility with industry standards.

A final benefit is that the clock speed of a CPU can vary without impacting the rate at which data moves over the memory bus connecting the CPU with other peripheral devices. The clock speed of modern CPUs can be intentionally altered several times a second. This is done to provide high computing power when needed (high clock speed) and to conserve power when the CPU is idling (low clock speed). On the other hand, a clock associated with an I/O port and memory bus typically has to run at a constant speed in order for the transfer of data to/from the CPU over the memory bus to another component to function properly.


E. Accused Devices

In order to put some of the following discussion in context, a brief discussion of the Appellees' devices accused of infringement is warranted. In a nutshell, the accused devices all make use of what is known as a phase locked loop clocking system (commonly referred to as a PLL). The PLLs found in Appellees' products are alleged to contain a ring oscillator made up of an odd number of inverters, as described in the '336 Patent. This oscillator is not a free running oscillator, as described in column 17 of the '336 Patent, however. PLL control circuitry is attached to the oscillator. This control circuitry serves two purposes. First, when desired, it maintains the clock signal at a relatively fixed frequency. It also can be programmed to cause the ring oscillator to generate a faster or slower clock signal (*e.g.*, a program executing on the CPU can cause the frequency of the clock signal to increase or decrease, as needed).

This PLL control circuitry receives a reference signal from an off-chip quartz crystal. The control circuitry uses this reference signal to set the output of

the oscillator to a specific frequency. For example, if a 50 MHz signal is generated by the quartz crystal, the PLL control circuitry and ring oscillator can be programmed to generate a clock signal that is 20 times that of the reference signal - a 1 GHz signal. The same control circuitry can be programmed to cause the ring oscillator to generate clock signals that are other multiples of this reference signal.

A simple diagram of this arrangement is shown below, using portions of figures from the '336 Patent:



The disclaimers that are at issue in this case affect what weight to give the control circuitry and the reference signal supplied by the quartz crystal. Appellees believe that Applicants disclaimed being able to control the frequency of the CPU clock by sending program instructions into the silicon substrate as well as using an

external signal as a reference signal. Appellants, on the other hand, believe that whatever disclaimers were made, they do not exclude all control signals or the use of a reference signal.

F. Claim Construction History

The claims of the '336 Patent have been construed several times as part of the lawsuits in which the '336 Patent was asserted. While other phrases may have also been at issue, the phrase "an entire oscillator disposed upon said integrated circuit substrate" (or some variant thereof found in other claims of the '336 Patent) was always front and center in the various claim construction disputes.⁶ Thus, for the better part of a decade, parties have been arguing in various forums whether the term *entire oscillator* allows for the use of an external crystal or clock generator as a reference signal and what type of control can be exerted over the oscillator.

Questions about the use of an external crystal arise from statements made by the Applicants during the prosecution of the '336 Patent in distinguishing the then pending claims over U.S. Patent No. 4,503,500 ("*Magar*"). Appx2042-74. Questions regarding what control of the oscillator is permitted arise from statements made concerning U.S. Patent No. 4,670,837 ("*Sheets*"). Appx3496-

⁶ The specific phrase "an entire oscillator disposed upon said integrated circuit substrate" is found in Claims 6 and 13 of the '336 Patent. These claims have both been asserted in the underlying district court litigation.

503. The statements that constitute the alleged disclaimers are found in four responses to various office actions from the patent office. *See* Appx2090-7 (Response to Office Action (mailed July 3, 1997)), Appx2099-108 (Response to Office Action (February 6, 1998)), Appx2110-22 (Response to Office Action (mailed April 11, 1996)), and Appx2124-38 (Response to Office Action (mailed July 8, 1997)).

Below is a summary of how various courts have construed the *entire oscillator* term:

DATE	COURT	TERM	CONSTRUCTION
			(disclaimer underlined)
June 2007	EDTX	an entire ring oscillator	a ring oscillator variable
		variable speed system	speed system clock that is
		clock in said integrated	located entirely on the same
		circuit	semiconductor substrate as
			the CPU and does not
			directly rely on a command
			input control signal or an
			external crystal/clock
			generator to generate a clock
			<u>signal</u>
April	ITC	an entire ring oscillator	a ring oscillator variable
2013		variable speed system	speed system clock that is
		clock in said single	located entirely on the same
		integrated circuit	semiconductor substrate as
			the central processing unit
			and does not rely on a
			control signal or an external
			crystal/clock generator to
			generate a clock signal

August 2013	NDCA	ring oscillator	an oscillator having a multiple, odd number of inversions arranged in a loop, wherein the oscillator is variable based on the temperature, voltage and process parameters in the
September	NDCA	an entire oscillator	environment an oscillator located entirely
2015 (the	NDCA	disposed upon said	on the same semiconductor
decision		integrated circuit substrate	substrate as the central
		Integrated circuit substrate	
under			processing unit <u>that does not</u>
appeal			require a control signal and
here)			whose frequency is not fixed
			by any external crystal ⁷

Note that only the present claim construction under appeal broadens the disclaimer beyond crystals that "generate" a clock signal.

In June 2007, a related phrase, "an entire ring oscillator variable speed system clock in said integrated circuit," was construed by the United States District Court for the Eastern District of Texas. Appx2233-60 (Memorandum and Order, *Technology Properties Ltd. et al. v. Matsushita Elec. Indus. Co., Ltd., et al.*, Case No. 2:05-cv-494 (No. 259) (E.D. Tex., June 15, 2007) (the "Texas Markman Order")). In the Texas proceeding, the court analyzed the intrinsic record presently cited by Appellees in this case and found that the term meant "a ring oscillator variable speed system clock that is located entirely on the same semiconductor

⁷ The terms "oscillator" and "central processing unit" terms, standing alone, were the subject of constructions that were not disputed by the parties.

substrate as the CPU and does not directly rely on a command input control signal or an external crystal/clock generator to generate a clock signal." Appx2244 (Id. at 12 (emphasis added)). The court in Texas specifically considered (i) whether the prosecution history prohibited the use of a crystal or external clock, or whether the external clock could be used as a reference, and (ii) whether the prosecution history prohibited the use of control signals such as voltage and current control signals, or the more narrow "command input control signals." Id. The Texas court found that an external crystal/clock generator could not be used for generating a clock signal, but left open the possible use of an external crystal/clock generator for a *reference signal*. The Texas Markman Order specifically rejected the prior defendant's proposed construction that the "ring oscillator" could not "rely on a control signal or an external crystal/clock generator." Appx2243-4 (Id. at 11-12). Instead, the court adopted a narrower limitation which excluded "direct" reliance on "command input control signals" from the scope of the claim term. Id. Lastly, the Texas court construed the term "ring oscillator" to mean "an oscillator having a multiple, odd number of inversions arranged in a loop." Id.

In 2012, Judge Ware of the Northern District of California considered the phrase "entire ring oscillator variable speed system clock." Appx1563-6 (First Claim Construction Order, *HTC Corp. v. Technology Properties Ltd., et al.*, 3:08-

25

cv-882 (No. 364 at 13-16) (N.D. Cal., June 12, 2012))⁸ (the "Ware Markman Order"). In this proceeding, HTC, like the prior defendants in Texas, took the position that the "ring oscillator" could not "rely on a control signal or an external crystal/clock generator to generate a clock signal" and that the speed of the "oscillator" was "non-controllable." *See, e.g., id.* and Appx1588 (Defendants' [TPL's] Opening Claim Construction Brief for the "Top Ten" Terms, *HTC*, No. 339 at 8 (N.D. Cal., December 23, 2011)).

Judge Ware evaluated the parties' respective positions and discussed the plain and ordinary meaning of a *ring oscillator*. Appx1563 (Ware Markman Order at 13). Other than to state that "a person of ordinary skill in the art reading the patent would understand that Claim 1 claims a 'single integrated circuit,' fabricated so as to include a 'ring oscillator'", Judge Ware declined to further construe the *entire ring oscillator variable speed clock* term without receiving additional briefing regarding statements made during prosecution. Appx1566 (Ware Markman Order at 16). In other words, the exacting standard for showing disavowal had not been met and the court asked to hear more. Judge Ware ordered the supplemental briefing, subsequently retired, and the HTC Case was transferred to Judge Grewal.

⁸ Subsequent citations to *HTC Corp. v. Technology Properties Ltd., et al.* will be made as "HTC Case."

In the supplemental briefing, the parties continued to debate the meaning of the *ring oscillator*. The supplemental briefing generally covered the disputed elements of *ring oscillator* rather than the meaning of the word *entire*. After evaluating the parties' positions and the prosecution history, Judge Grewal construed the *ring oscillator* term. Appx1606-23 (Claim Construction Order, *HTC* (No. 509) (N.D. Cal., August 21, 2013) (the "HTC Grewal Markman Order")). He held that while the frequency of the *ring oscillator* is determined by the temperature, voltage, and process, the prosecution history of the Patent did not "impose a prohibition on all types of control." Appx1615 (*Id.* at 10). Thus, in 2013, Judge Grewal declined to include "non-controllable" in the construction or to prohibit reliance on an external crystal oscillator in the construction of the term.

Meanwhile, at the ITC, an administrative law judge (ALJ) considered the meaning of *ring oscillator* and *entire oscillator* in a proceeding involving all of the Appellees to the present case. *See generally*, Appx1661-743 (Order No. 31, Construing the Terms of the Asserted Claims of the Patent at Issue, ITC Investigation No. 337-TA-853 (April 18, 2013) (the "ITC Markman Order")). In the ITC, the Appellees advocated that the term *ring oscillator* could "not *rely* on a control signal or an external crystal/clock generator to *generate* a clock signal." Appx1683 (*Id.* at 20) (emphasis added). As in the HTC Grewal Markman Order, the ITC ultimately held that the *ring oscillator* need not be "non-controllable"

because there was no clear and unmistakable disavowal in the prosecution history. Appx1704 (Id. at 40). The ITC Markman Order further declined to add the temperature, voltage and process limitation because such limitations were already found in the claims. *Id.* The ITC did continue to address the meaning of *entire* by construing the term an entire ring oscillator variable speed system clock in said *single integrated circuit.* Here, the ALJ disagreed with Judge Ward's construction. The ITC held that the term meant "a ring oscillator variable speed system clock that is located entirely on the same semiconductor substrate as the central processing unit and does not rely on a control signal or an external crystal/clock generator to generate a clock signal." Id. (emphasis added). This construction differed from Judge Ward's prior construction in that it modified the previous prohibition against relying on a "command input control signal" to be a prohibition against relying on a "control signal." The construction also removed the word *directly* before *rely*.

After the ITC ruling, HTC (in the Northern District of California HTC Case) moved for summary judgement. Appx1745-70 (Plaintiffs' Motion for Summary Judgment of Non-Infringement, *HTC* (No. 457) (July 16, 2013)). HTC argued that the *entire* portion of the *entire oscillator* term meant that there could be no involvement whatsoever of an external crystal in the function of the oscillator. The court denied HTC's motion. Appx1772-94 (Summary Judgment Order, *HTC* (No.

28

Case: 16-1306 Document: 60 Page: 40 Filed: 03/10/2016

585) (September 17, 2013)). While the court did agree that, as a result of prosecution history, the claims exclude "any external clock used to *generate* a signal" the court recognized that there was some factual dispute as to whether the clock is generated on the chip and relies on the PLL (and, thus, the external crystal) to merely "buffer or fix" the frequency. Appx1782 (*Id.* at 11). Judge Grewal called this a "classic factual question that requires a trial to answer." *Id.*

After Judge Grewal entered the HTC Summary Judgment Order, HTC moved on an emergency basis to attempt to again capture additional claim limitations in the jury instructions. Appx1796-8 (HTC Emergency Motion, HTC) (No. 590) (September 18, 2013)). Appellants opposed. Appx1800-06 (Defendants' Opposition to Emergency Motion for Addendum to Jury Instructions, HTC (No. 596) (September 18, 2013)). Specifically, HTC asked the court to modify the jury instructions to indicate that (1) the *entire oscillator* term (and its kin) "are not satisfied by an accused system that uses any external clock to generate a signal" and (2) "an accused product can only infringe the '336 Patent if that product contains an on-chip oscillator or clock that is (a) self-generating and (b) does not rely on an input control to determine its frequency." Appx1797 (HTC Emergency Motion at 2). Judge Grewal held that the jury would be instructed that the term *entire oscillator* and its kin are properly understood to "exclude any external clock used to generate a signal," but once again declined to add a restriction with respect to control of the oscillator. Appx1808-09 (Emergency Motion Order, *HTC* (No. 607) (September 20, 2013)) (emphasis added).

After trial (where there was a finding of infringement of the '336 Patent), Judge Grewal considered a JMOL by HTC which once again touched on the issue of the *entire oscillator*. Appx1811-25 (Order Denying Plaintiffs' Renewed Motion for Entry of Judgment as a Matter of Law, *HTC* (No. 707) (January 21, 2014)). In its order denying HTC's JMOL, the court explained that in considering HTC's emergency motion regarding jury instructions, the court specifically considered HTC's request for additional claim construction and explained that the Emergency Motion Order modified the "external clock to generate a signal" language, while denying the self-generating/input control language. Appx1818-19 (*Id.* at 8-9). The court's JMOL Order demonstrated the court's acute understanding of how the PLLs involved in the accused HTC products are used to regulate, not generate the ring oscillator's frequency. Appx1821 (*Id.* at 11).

Finally, in the case from which this appeal is taken, Judge Grewal was again presented with the same issues regarding the *entire oscillator* term – does an *entire oscillator* allow for the use of an externally-generated reference signal and can it be controlled. Like HTC, Appellees brought forward the *Sheets* and *Magar* references (discussed in detail below), and presented substantively the same arguments. In a stark reversal from his position on the same issues from 2013,

30

Judge Grewal found that the entire oscillator term is properly construed as "an oscillator located entirely on the same semiconductor substrate as the central processing unit that does not require a control signal and whose frequency is not fixed by any external crystal." Appx7 (Grewal R&R at 2). This construction was not advanced by any of the parties, but is much closer to what Appellees proposed than Appellants. Appx1469 (Patent Local Rule 4-3 Joint Claim Construction and Prehearing Statement, Exhibit B at 6 (Item No. 16) (listing the parties' competing constructions for the *entire* oscillator term)). Judge Grewal's construction incorporates two important, separate alleged disclaimers. First, the language "does not require a control signal" prohibits any type of control of the oscillator, while the "not fixed by any external crystal" language prohibits the use of an external reference signal. These two disclaimers arise from separate references (Magar and Sheets) and are discussed below.

SUMMARY OF THE ARGUMENT

The extensive claim construction history of the *entire oscillator* term exposes the central truth of this case – if there is some disavowal, such disavowal is not clear and unambiguous. To the extent that disclaimer must be included in the construction of the *entire oscillator* term, then, it must be narrowly crafted to exclude only what the Applicants actually argued to exclude at the patent office.

Neither of the disclaimers included in the district court's construction follows the contours of the Applicants arguments.

The Applicants argued around two primary references – *Magar* and *Sheets*. With the *Magar* reference, the Applicants' arguments were drawn narrowly to arguing that external crystals or clocks are not used to generate a clock signal. The Applicants did not set forth an argument to disclaim using an external crystal or external clock as a reference.

With respect to *Sheets*, Applicants' arguments were again narrow. The Applicants there distinguished the claimed oscillator as one that does not require "command, manual, and programmed inputs" sent *off-chip* to change the oscillator's frequency. The Applicants did not disclaim all uses of a control signal as the district court's construction would require.

ARGUMENT

A. Standard of Review

In the present case, the district court based its construction of the *entire oscillator* term solely on the intrinsic evidence. Appx14 (Grewal R&R at 9 ("No extrinsic evidence is necessary to resolve the dispute here, however, because the intrinsic record is dispositive that the applicant disclaimed certain claim scope to convince the examiner to issue the patent.")). As such, the Court applies a standard of de novo review. *See Avid Tech., Inc. v. Harmonic, Inc.*, 2016 U.S.

App. LEXIS 1439 (Fed. Cir. Jan. 29, 2016). Further, because the Parties do not dispute that the finding of non-infringement is the result of the district court's construction of the *entire oscillator* term, this Court need only consider the review of the *entire oscillator* term. Appx4470 (Stipulation for Entry of Final Judgement Based on the Court's Claim Construction Ruling at 3).

B. The District Court Erred by Finding Disclaimer Where No Clear and Unambiguous Disclaimer Was Present

The district court erred in finding that the Applicants made certain disclaimers while distinguishing their invention from two prior art references: Magar and Sheets.⁹ Appx9 (Grewal R&R at 4). Appellants dispute that any disclaimer actually occurred during Applicants' correspondence with the patent office. Indeed, several courts (as well as Judge Grewal himself) have previously construed the *entire oscillator* term, and none of them found the sweeping disclaimer advocated by Judge Grewal in his R&R. This record begs the obvious question – how can there be "clear and unmistakable" disavowal of the broad scope advocated by the district court if several, experienced patent judges have reviewed the same record and reached a different conclusion? The answer is readily apparent – no clear and unmistakable disavowal exists in the patent

⁹ Appellants refer to those who prosecuted the '336 Patent in the patent office as "Applicants", as the entities that owned the application that became the '336 Patent were different entities than Plaintiffs.

Case: 16-1306 Document: 60 Page: 45 Filed: 03/10/2016

prosecution, and Judge Grewal's finding of clear and unmistakable disclaimer is erroneous. Further, any disavowal is more readily explained as something narrower than the construction provided by the district court. And when the scope of the disclaimer is not clear, if a more narrow disavowal can be found, Federal Circuit precedent requires that the more narrow disavowal be applied. *Avid Tech.*, 2016 U.S. App. LEXIS 1439, at *10-11.

In actuality, the Applicants distinguished *Magar* and *Sheets* on the basis of existing claim limitations. If Applicants did disclaim "something" during the prosecution of the '336 Patent, the subject matter actually disclaimed is far less than that described in the Grewal R&R. At most, the proper scope of disclaimer should be an oscillator "that does not require command, manual, or programmed inputs sent off-chip to change frequency and excluding external crystals/clocks to generate a clock signal."

i. Magar

The district court's construction includes the limitation that the oscillator of the '336 Patent cannot have a frequency that is "fixed by any external crystal." The Grewal R&R purports to justify this limitation by examining the arguments made to distinguish the present invention from *Magar*. The statements made by the Applicants, however, do not support the construction provided, particularly if examined in light of the *Magar* disclosure.

Magar was drawn to a specialized processor that would be optimized for performing certain arithmetic tasks. Appx3470 (*Magar* at 6:34, *et seq.*) In explaining the specialized processor, *Magar* describes a particular clocking scheme that involves an external crystal and a component called "CLOCK GEN," seen in the bottom right of Fig. 2a. Appx3452 and Appx3475 (*Magar* at Fig 2a and 15:23-41.) Figures 2 and 3 of *Magar*, along with column 15 of *Magar*, demonstrate how *Magar* utilizes the external crystal to generate a 20MHz clock signal. That clock signal drives the on-chip "CLOCK GEN" circuitry shown in Fig. 2 and diagramed in Fig. 3. Appx3452-4 and Appx3475 (*Magar* at Figs. 2a, 3, and 15:23-41). After receiving the 20MHz signal via pins X1 and X2, the "CLOCK GEN" circuitry in *Magar* creates four quarter-cycle clocks seen in Q1-Q4, having a period of 200 nanoseconds (a 5MHz clock signal). Appx3475 (*Id.* at 15:23-35).

Importantly, there is no *on-chip* oscillator in *Magar* – a limitation which is already included in the claims on appeal (but not part of the *entire oscillator* term). Rather, the clock signal for the CPU in *Magar* is generated by the off-chip crystal. Stated differently, *Magar* is a one-oscillator system. This is critical to understanding the statements made to the patent office, because the disclaimer found by the district court explicitly finds that Applicants disclaimed a system that has two oscillators with respect to *Magar*.

Specifically, the portion of the appealed construction relating to the disclaimer associated with *Magar* states - "an oscillator . . . whose frequency is not controlled by any external crystal [another oscillator]." In other words, the claim element "an entire oscillator" cannot be controlled by an "external crystal", which, as explained above, is also an oscillator. Since *Magar* only has one oscillator, however, it would be very unusual that Applicants disclaimed a system with two oscillators. Instead, Applicants were able to distinguish *Magar* based on the limitations already present in the asserted claims.

The confusion associated with *Ma*gar's "second" oscillator probably arises from the "CLOCK GEN" circuitry shown in Figs. 2 and 3 of *Magar*, in that the name "CLOCK GEN" implies an oscillator. Nowhere in *Magar*, however, is this circuitry characterized as an oscillator. Furthermore, Applicants explained this fact to the patent office in the one of the same office actions that gave rise to the alleged disclaimer:

While an oscillator may be a clock, <u>a clock is not usually an</u> <u>oscillator</u>. An oscillator must exist someplace in the circuit from which a periodic clock is derived. In both cases, the crystal (or the entire oscillator in the second case) is external to the CPU, and the output of the oscillator circuitry is a "clock." This clock is typically modified to produce additional required clock signals for the system. <u>The many clock signals are sometimes created by circuitry called a "clock generator." For example, see Magar, Fig. 2a.</u> The "clock gen" connects to a crystal at external pins X1 and X2 and generates clock signals for the system Ql, Q2, Q3, Q4 and CLKOUT.

Appx2093 (July 3, 1997, Response to Office Action at 4) (emphasis added). The CLOCK GEN circuitry in *Magar* simply takes the output of the off-chip crystal oscillator and modifies it to produce the four derivative clock signals shown in Fig. 3 of *Magar*. But, the CLOCK GEN circuitry does not itself oscillate – that is done by the off-chip crystal.

As explained in Appellants' responsive brief to Judge Grewal (see Appx2908-15, (Plaintiffs-Appellants' Responsive Claim Construction Brief at 2-9)), the statements relied upon by Appellees in their briefing and Judge Grewal in the Grewal R&R do not support a finding of disclaimer. In fact, Applicants' statements during prosecution distinguish *Magar* based on existing claim limitations, and clarify that (unlike *Magar*) the claimed invention does not rely on an external oscillator to generate a clock signal. The oscillator in the claimed invention is on-chip – and, thus, the clock signal is generated on-chip, while *Magar's* oscillator is off-chip, a difference specifically captured by the explicit language of the claims at issue in this appeal.

The district court, however, cites four sections of Applicants' responses to *Magar* to support its construction, alleging that the statements made to the patent office require a finding of disclaimer. Yet, when examined closely, the statements do not create disclaimer individually, nor do they create disclaimer when taken as a

whole. And even if they did support a disclaimer, any disclaimer can easily be explained as something narrower than the construction given by the district court.

The Grewal R&R first cites the Applicants' argument to the patent office as found in their July 3, 1997, Office Action Response:

[O]ne of ordinary skill in the art should readily recognize that the speed of the CPU and clock do not vary together due to manufacturing variation, operating voltage, and temperature of the IC in the Magar processor . . . This is simply because the Magar microprocessor clock is frequency controlled by a crystal which is also external to the microprocessor. Crystals are by design fixed frequency devices whose oscillation speed is designed to be tightly controlled and to vary minimally due to variations in manufacturing, operating voltage and temperature. The Magar microprocessor in no way contemplates a variable speed clock as claimed.

See Appx9, (Grewal R&R at 4, Ins. 14-18, see also Appx2092-3 (July 3, 1997, Response to Office Action at 3-4). The district court alleges that this paragraph is an attempt to "distinguish *Magar* by emphasizing that the clock disclosed in *Magar* was fixed by a crystal that was external to the microprocessor, unlike their on-chip variable speed clock." Appx9 (Grewal R&R at 4). The district court is correct that the Applicants argued that *Magar* used an external crystal, and that those crystals are fixed frequency. Further, Applicants state that the microprocessor <u>clock</u> is frequency controlled by a crystal. But, as discussed above, a "clock" is not the same thing as an oscillator. The statement above, made in reference to *Magar*, makes sense because *Magar* did not have an on-chip oscillator

Case: 16-1306 Document: 60 Page: 50 Filed: 03/10/2016

(a fully operative claim limitation), rather it only contained the on-chip CLOCK GEN circuitry (which is not an oscillator). Thus, the portion of the file history discussed above does not support the district court's construction that the "entire oscillator" is not "fixed by any off-chip oscillator" simply because the Applicants did not confront or discuss an item of prior art that disclosed any interaction between an off-chip oscillator and an on-chip oscillator. *Magar* had only one oscillator, and it was off-chip. "CLOCK GEN" was not an oscillator.

The district court continues that "applicants also argued that the *Magar* clock could not practice the claimed invention because of its reliance on a crystal, which by its nature cannot vary its oscillation frequency." Appx9 (Grewal R&R at 4). In support of this argument, the district court cites to Applicants' argument found in the Grewal R&R at 4-5:

Applicants' [C]rystal oscillators have never, to knowledge, been fabricated on a single silicon substrate with a CPU, for instance. Even if they were, as previously mentioned, crystals are by design fixedfrequency devices whose oscillation frequency is designed to be tightly controlled and to vary minimally due to variations in manufacturing, operating voltage and temperature. The oscillation frequency of a crystal on the same substrate with the microprocessor would inherently not vary due to variations in manufacturing, operating voltage and temperature in the same way as the frequency capability of the microprocessor on the same underlying substrate, as claimed.

See Appx2093 (July 3, 1997, Response to Office Action at 4). But once again, the statement by the Applicants does not support the district court's construction. Specifically, there is no mention of an off-chip oscillator having any involvement with an on-chip oscillator. This makes sense because *Magar* is a single-oscillator system. Applicants could not have disclaimed that the '336 Patent's oscillator's frequency "is not fixed by any external crystal" because there was no opportunity to do so, and they did not make such a clear, unambiguous statement to the patent office. Applicants made the separate point, that the crystal could not meet the onchip limitation, or if it somehow could, it could not meet the vary-with-CPU-speed limitation. At worst, this disclaims on-chip crystals, which are a technological impossibility anyway. When such a narrower explanation is more plausible, a broader disclaimer is inappropriate. Avid Tech., 2016 U.S. App. LEXIS 1439, at *10-11.

The district court notes that the patent office "issued a second rejection based on *Magar*, and the Applicants responded by emphasizing again that the claimed invention did not rely on an external crystal's fixed frequency to set the clock's frequency rate." Appx10 (Grewal R&R at 5). The district court cites the statement from the prosecution history found in the Grewal R&R at 5, lns. 8-10 for support:

40

The essential difference is that the frequency or rate of the . . . signals is determined by the processing and/or operating parameters of the integrated circuit containing the . . . circuit, while the frequency or rate of the . . . signals depicted in Magar . . . are determined by the fixed frequency of the external crystal.

See Appx2102 (February 6, 1998, Response to Office Action at 4). But, the cited passage does not support the construction promoted by district court. Although Applicants state that the frequency of *Magar's* clock is solely determined by an external crystal, they do not say anything about (much less distinguish) using a crystal to fix a frequency of an additional on-chip oscillator. Again, where a narrower explanation may apply, and the disclaimer is ambiguous or unclear, the narrower explanation must be applied.

Lastly, the district court states that "[t]he applicants also disclaimed the use of an external crystal to cause clock signal oscillation," citing a final passage from the prosecution history for support:

Magar's clock generator relies on an external crystal connected to terminals X1 and X2 to oscillate It is not an entire oscillator in itself. And with the crystal, the clock rate generated is also conventional in that it is a fixed, not a variable, frequency. The Magar clock is comparable in operation to the conventional crystal clock 434 depicted in Fig. 17 of the present application for controlling the I/O interface at a fixed rate frequency, and not at all like the clock on which the claims are based.

See Appx10 (Grewal R&R at 5, citing Appx2101 (February 6, 1998, Response to Office Action at 3)). Here, as before, there is no oscillator on the *Magar* chip that

Case: 16-1306 Document: 60 Page: 53 Filed: 03/10/2016

can be controlled by the off-chip oscillator. Applicants clarify that the "clock generator" is not an entire oscillator in itself. They argue that *Magar* shows a crystal which is used to generate a clock, but say nothing of an off-chip oscillator fixing the frequency of an on-chip oscillator. Holding otherwise would be contrary to the holding in *Avid Tech*. where, in the case of ambiguous statements, the narrower explanation applies.

In the aggregate, the four statements relied upon by the district court do not and cannot support the disclaimer featured in the district court's construction. Indeed, Applicants' statements clearly distinguish the present invention from Magar on the basis of limitations already present in the claims at issue (e.g., varying frequency as a "function of parameter variation in one or more fabrication or operational parameters," such as voltage or temperature). Applicants' statements could support a construction that states that the clock signal provided to the CPU does not originate from or is not generated by an external oscillator. As discussed above, there is only a single oscillator in *Magar* that supplies a clock signal to the CPU, but, the construction found in the Grewal R&R contemplates the interaction of an on-chip oscillator with an off-chip one. The interaction of two oscillators was never discussed with respect to *Magar*, because the reference does not contemplate such an arrangement, just as the '336 Patent does not contemplate

this arrangement.¹⁰ Yet, the district court found that, based on Applicants' words, such subject matter was disclaimed. This is clear error: the interaction of two oscillators cannot be disclaimed if Applicants' never mentioned this subject, especially when the broad construction is in dispute and a narrower explanation is possible.

Finally, if any disclaimer with respect to *Magar* is appropriate, it is one that prohibits a clock signal being *generated* from an off-chip oscillator. Not only would a limitation of "not generated by an off-chip oscillator" be more consistent with the arguments presented to the patent office, it would also be consistent with prior constructions provided by the ITC, Judge Ward in the Eastern District of Texas, and Judge Grewal himself in the prior HTC Case. See *supra* at pp. 23-24 (chart listing prior claim constructions). This disclaimer (if adopted) is not just an expression of how Applicants *could have* differentiated their invention from the prior art. It is the maximum extent of how they *did*, even assuming for argument's sake that the Court finds that Applicants' words went beyond explaining why explicit claim limitations were absent.

¹⁰ While it is true that Claim 6 of the '336 Patent does recite two oscillators - "an entire oscillator" and an "off-chip clock", these two oscillators do not interact and no litigant has ever compared the "off-chip clock" to the off-chip quartz oscillator in *Magar*.

ii. Sheets

The second disclaimer found in the district court's "entire oscillator" construction concerns statements made by Applicants in securing allowance of the '336 Patent over *Sheets*. Based on these statements, the district court found that the *entire oscillator* term cannot "require a control signal." Again, a close review of the statements made by Applicants, however, reveals no such disavowal. Further, even if Applicants did disclaim subject matter, the scope of the disclaimer is materially narrower than what was found by Judge Grewal.

Sheets describes a system in which a "microprocessor controls the clock frequency [of the microprocessor] based on the present rate of required microprocessor activity." Appx3496 (*Sheets* at Abstract). Thus, the goal of the invention described in *Sheets* is to save energy by running the microprocessor at a lower clock speed when high performance is not needed (and hence use less power). *Id.* Due to this variable speed processor, *Sheets* is unlike *Magar*, whose clock is generated by a fixed frequency crystal.

Sheets accomplishes this goal by having the microprocessor periodically determine its processing load. If the load is low, the microprocessor will reduce the clock frequency at which it is driven. Appx3500 (*Id.* at 1:45-57). *Sheets* achieves this reduction in clock frequency by operating with an external digital

44

voltage controlled oscillator ("VCO"). Appx3500 (*Id.* at 2:54-57). This oscillator generates the clock signal used by the microprocessor in *Sheets*. *Id*.

In simpler terms, the computer system in *Sheets* can speed up or slow down based on how much work it has to do. When the system runs faster, it consumes more power, but can process more data. When it runs slower, it consumes less power, but processes less data. The processor in *Sheets* makes the determination of how much work is queued up, then sets the off-chip VCO (which directly determines how fast/slow the system runs) accordingly.

The processor in *Sheets* causes the off-chip VCO to generate a clock at a particular frequency by writing a "digital word" to the external VCO. Appx3500 (*Id.* at 1:60-68). As used in *Sheets*, a "digital word" is simply a digital value (*e.g.*, 234). *Sheets* makes clear that the processor writes the digital word to the VCO in the same manner as the word would be written to RAM. So, just as the processor can write/store data to memory, it can write digital data to the VCO. This digital word is stored by the VCO and then used to compute the clock rate output by the VCO.

The Grewal R&R focuses on three paragraphs from the '336 Patent's file history regarding *Sheets*:

The present invention does not similarly rely upon provision of frequency control information to an external clock, but instead contemplates providing a ring oscillator clock and the microprocessor within the same integrated circuit. The placement of these elements within the same integrated circuit obviates the need for provision of the type of frequency control information described by Sheets, since the microprocessor and clock will naturally tend to vary commensurately in speed as a function of various parameters (e.g., temperature) affecting circuit performance. Sheets' system for providing clock control signals to an external clock is seen to be unrelated to thus the integral microprocessor/clock system of the present invention.

Even if the examiner is correct that the variable clock in Sheets is in the same circuit as the microprocessor of system 100, that still does not give the claimed subject matter. In Sheets, a command input is required to change the clock speed. In the present invention, the clock speed varies correspondingly to variations in operating parameters . . . No command input is necessary to change the clock frequency.

Crucial to the present invention is that . . . when fabrication and environmental parameters vary, the oscillation or clock frequency and the frequency capability of the driven device will automatically vary together. This differs from all cited references in that . . . the oscillator or variable speed clock varies in frequency but does not require manual or programmed inputs or external or extra components to do so.

See Appx10-11. (Grewal R&R at 5-6, citing Appx2117 (April 11, 1996, Response to Office Action at 8), Appx2127 (January 8, 1997, Response to Office Action at 4), and Appx2094 (July 3, 1997, Response to Office Action at 5)). These paragraphs are the (apparent) basis for the district court's finding of disclaimer and are the same passages cited by Appellees in their briefs. Relying on these paragraphs, Judge Grewal crafted a construction that excludes oscillators that

"require a control signal" from the scope of the asserted claims, finding that Applicants disclaimed such material.

Appellants disagree that these three paragraphs evidence any disclaimer, let alone a disclaimer of the scope found by the district court. As discussed in Appellant's responsive claim construction brief at the district court (Appx2915-20 (Plaintiff-Appellants' Responsive Claim Construction Brief at 9-14)), Applicants' statements to the patent office regarding *Sheets* evidence no more than the fact that Sheets does not meet the literal language of what became the claims of the '336 Patent. The doctrine of prosecution disclaimer is meant to exclude subject matter that would otherwise be within the scope of the claims, but for the disclaimers. In Sheets, there is no disclosure of how Sheets' oscillator can vary other than by having a digital word written to it. Thus, the Sheets processor does not vary as a function of environmental or fabrication parameters, which is explicitly required by the asserted claims. For this reason, Applicants' comments should not be read to disclaim subject matter that would otherwise be within the scope of the claims.

This disclaimer found by the district court is defective in two important aspects. First, it applies to "control signals" generally. The universe of what can be considered a "control signal" is large when compared to the specific inputs at issue in *Sheets*. Appellants believe it is improper to saddle Appellants with the difference in scope between *Sheet's* signals/inputs and general "control signals"

47

because Applicants never discussed "control signals" in the abstract, instead specifically referring to "*Sheet's system for providing* control signals."¹¹ That fact alone demonstrates that the district court's finding of disclaimer with respect to all "control signals" is not proper.

Second, the district court's construction prohibits the "entire oscillator" from "requiring" a "control signal" for ostensibly any purpose. Again, as the cited arguments make clear, whatever input/signals that were being disclaimed were only being used for the purposes of <u>changing the frequency/clock speed of the "external clock"</u> at issue. A control signal could be used in conjunction with an oscillator for a number of reasons other than to set the speed of the oscillator. If Applicants' words are to form the basis of the alleged disclaimers, the scope of the disclaimers must be commensurate with what was actually said. In this case, the scope of Applicants' comments is limited to using specific inputs for changing the frequency of an oscillator. Thus, finding disclaimer for the use of "control signals" for purposes other than changing the frequency of the oscillator goes well beyond Applicants' words and is improper.

¹¹ Applicants did refer to "*Sheets*' system for providing clock control signals to an external clock" in the paragraph cited in the Grewal R&R on pp. 5-6 (Appx10-11). This reference to control signals was clearly limited to the ones discussed in *Sheets* and not to "control signals" generally.

Case: 16-1306 Document: 60 Page: 60 Filed: 03/10/2016

A proper disclaimer should not be based on some judicially-created abstraction of Applicants' comments. Applicants' specific statements refer to command, programmed, or manual control inputs to change the frequency of an external off-chip oscillator. To the extent any clear and unmistakable disclaimer was made, which Appellees strongly dispute, it would necessarily relate to only this subject matter.

Turning now to the particular words used by Applicants in discussing *Sheets*, the first citation relied upon by the district court distinguishes *Sheets* from the asserted claims based on the "control information" found in *Sheets*. The discussion in this paragraph is not a generalized discussion of "control information." Rather, it is specific to the "control information" disclosed in *Sheets* (*i.e.*, the digital word written by the processor to the VCO).

In the second citation relied upon by the district court, Applicants characterize the digital word of *Sheets* as a "command input." If a disclaimer is to be found in this citation, it must be limited to an oscillator that requires "command inputs" to change the frequency. Again, these "command inputs" refer to the disclosure in *Sheets* of the microprocessor writing a digital value to the off-chip VCO. In this paragraph, Applicants did not mention "control signals."

Finally, in the third and last paragraph cited by the district court with respect to *Sheets*, Applicants state that the oscillator described in the asserted claims "does

Case: 16-1306 Document: 60 Page: 61 Filed: 03/10/2016

not require <u>manual or programmed inputs</u> . . . to [vary in frequency]." Again, there is no discussion of "control signals" in this portion of Applicants' response. Rather, on the topic of "inputs", the discussion is limited to "manual or programmed inputs." Thus, like the preceding citations, the statements made by Applicants are far more limited than the disclaimer found by the district court.

In summary, construction of *entire oscillator* term found by the district court does not include oscillators that require a "control signal." This finding is based on Applicants statements in distinguishing over *Sheets*. But, Applicants never made such a sweeping disclaimer in the prosecution history. At most, Applicants' statements distinguished the claimed oscillator as one that does not require "command, manual, and programmed inputs" sent off-chip to change its frequency. But even these statements are not clear and unmistakable disclaimers. Ultimately, given the ambiguous nature of any potential disclaimer, as evidenced by the varying interpretations by the claim constructions offered in the past, any disclaimer must be drawn to the narrow conclusions required by the Applicants' actual statements.

CONCLUSION AND RELIEF SOUGHT

Appellants respectfully submit that the statements identified in the prosecution history do not warrant the broad disclaimers found by the district court. In general, these statements distinguish the systems disclosed in *Magar* and

50

Sheets over express limitations in the claims. To the extent they do not, however, any disclaimers associated with such statements are far narrower than those found in the construction under appeal. At most, such statements would warrant a finding that Applicants disclaimed an *entire oscillator* that requires command, manual, or programmed inputs sent off-chip to change frequency and external crystals/clocks to generate a clock signal.

For the foregoing reasons, Appellants respectfully request that this Court:

- 1. Vacate the district court's final judgment;
- 2. Reverse the district court's construction of the term, "an entire oscillator disposed upon said integrated circuit substrate"; and
- 3. Remand this case back to the United States District Court for the Northern District of California for trial.

Respectfully submitted,

William L. Bretschneider SILICON VALLEY LAW GROUP 50 W. San Fernando Street, Suite 750 San Jose, California 95113 (408) 573-5700

Counsel for Technology Properties Limited LLC

Charles T. Hoge KIRBY NOONAN LANCE & HOGE LLP 350 Tenth Avenue, Suite 1300 San Diego, California 92101 (619) 231-8666

Counsel for Patriot Scientific Corporation

/s/ Barry J. Bumgardner Barry J. Bumgardner NELSON BUMGARDNER, P.C. 3131 West 7th Street, Suite 300 Fort Worth, Texas 76107 (817) 377-9111


Counsel for Phoenix Digital Solutions LLC

Case: 16-1306 Document: 60 Page: 63 Filed: 03/10/2016

ADDENDUM


TABLE OF CONTENTS TO ADDENDUM

Final Judgment of Non-Infringement, Doc. 110, filed 11/13/15Appx1
Order Adopting Magistrate Judge's Report and Recommendation, Doc. 98, file 09/22/15
Claim Construction Report and Recommendation, Doc. 98, filed 09/22/15
U.S. Patent No. 5,809,336Appx18



Page: 65 Filed: 03/10/2016 Case: 16-1306 Document: 60

Appx1



Appx2

Case: 16-1306 Document: 60 Page: 67 Filed: 03/10/2016

Case 3:12-cv-03865-VC Document 110 Filed 11/13/15 Page 3 of 3

Huawei Device Co., Ltd., Huawei Device USA, Inc., Futurewei Technologies, Inc., Huawei
Technologies USA, Inc., ZTE Corporation, ZTE (USA) Inc., Samsung Electronics Co., Ltd.,
Samsung Electronics America, Inc., LG Electronics, Inc., LG Electronics U.S.A., Inc., Nintendo
Co., Ltd., and Nintendo of America, Inc. (collectively, "Defendants") (together, the "Parties")
have stipulated that all Defendants are entitled to a judgment of non-infringement as a matter of
law as to all of Plaintiffs' asserted claims of the '336 patent in the above-titled and numbered civil
cases (collectively, "this Action").

Accordingly, the Court enters Judgment as follows:

9 Judgment is entered against Plaintiffs and for Defendants as to Plaintiffs' claims for
10 patent infringement with respect to the '336 patent, subject to the parties' right to appeal.

Subject to the parties' right to appeal, the Court further enters judgment for Defendants
and against Plaintiffs on Defendants' respective counterclaims seeking declaratory judgment of
non-infringement and Defendants' respective affirmative defenses of non-infringement, and
declares the '336 patent not infringed by Defendants. Plaintiffs shall take nothing from
Defendants with respect to the asserted claims of the '336 patent.

All other claims, counterclaims, defenses, or other matters which have been asserted,
including Defendants' counterclaims of patent invalidity, are dismissed without prejudice.
Each party shall bear its own costs and attorneys' fees.

IT IS SO ORDERED

Dated: November <u>13</u>, 2015

8

19

20

21

22

23

24

25


26

27

28

VINCE CHHABRIA United States District Judge

Аррх3



United States District Court Northern District of California

Case: 16-1306 Document: 60 Page: 69 Filed: 03/10/2016 Case 3:12-cv-03865-VC Document 108 Filed 11/09/15 Page 2 of 2 TECHNOLOGY PROPERTIES LIMITED Case No. 12-cv-03880-VC 1 LLC, et al., Re: Dkt. Nos. 117, 120 Plaintiffs, 2 3 v. 4 LG ELECTRONICS, INC., et al., 5 Defendants. 6 TECHNOLOGY PROPERTIES LIMITED 7 Case No. 12-cv-03881-VC LLC, et al., Re: Dkt. Nos. 106, 109 8 Plaintiffs, 9 v. 10 NINTENDO CO., LTD, et al., 11 Defendants. 12 The Court agrees with the plaintiffs that de novo review of the Magistrate Judge's Report 13 and Recommendation is warranted. Having reviewed the Report and Recommendation de novo, 14 the Court adopts it without modification. 15 16 IT IS SO ORDERED. 17 Dated: November 9, 2015 18 19 VINCE CHHABRIA United States District Judge 20 21 22 23 24 25 26 27 28 2

Northern District of California United States District Court

Appx5

Case3:12-cv-03865-VC Document98 F	Filed09/22/15 Page1 of 12
UNITED STATES D	DISTRICT COURT
NORTHERN DISTRIC	T OF CALIFORNIA
SAN JOSE I	DIVISION
TECHNOLOGY PROPERTIES LIMITED LLC,) et al.,	
Plaintiffs,	CLAIM CONSTRUCTION REPOI AND RECOMMENDATION
V.)	
HUAWEI TECHNOLOGIES CO., LTD., et al.,	
Defendants.	
TECHNOLOGY PROPERTIES LIMITED LLC,) ET AL.,	Case No. 3:12-cv-03876-VC
PLAINTIFFS,	
V.)	
) ZTE CORPORATION, et al.,	
) DEFENDANTS.)	
)	
TECHNOLOGY PROPERTIES LIMITED LLC,) ET AL.,	Case No. 3:12-cv-03877-VC
PLAINTIFFS,	
V.)	
SAMSUNG ELECTRONICS CO., LTD., et al.,	
DEFENDANTS.	
;	
1 Case Nos. 3:12-cv-03865-VC, 3:12-cv-03876-VC, cv-03881-VC CLAIM CONSTRUCTION REPORT AND RECO	

United States District Court For the Northern District of California

Case: 16-1306 Document: 60 Page: 71 Filed: 03/10/2016 Case3:12-cv-03865-VC Document98 Filed09/22/15 Page2 of 12 TECHNOLOGY PROPERTIES LIMITED LLC,) Case No. 3:12-cv-03880-VC 1 ET AL., 2 PLAINTIFFS, 3 V. 4 LG ELECTRONICS, INC., et al., 5 DEFENDANTS. 6 TECHNOLOGY PROPERTIES LIMITED LLC, Case No. 3:12-cv-03881-VC 7 ET AL., 8 PLAINTIFFS, 9 V. 10 NINTENDO CO., LTD., et al., 11 DEFENDANTS. 12 13 The parties to this patent infringement suit dispute the construction of just one claim term in 14 U.S. Patent No. 5,809,336: "an entire oscillator disposed upon said integrated circuit substrate."¹ 15 At issue is the impact of various statements made by the patent applicant to the examiner during 16 the patent's prosecution. Because these statements would be understood by one of ordinary skill in 17 the art as disclaiming certain scope of the disputed "entire oscillator" term, the court 18 RECOMMENDS construction of the term to reflect this disclaimer, as follows: "an [oscillator] 19 located entirely on the same semiconductor substrate as the [central processing unit] that does not 20 require a control signal and whose frequency is not fixed by any external crystal." 21 I. 22 Consistent with the Supreme Court's admonition in 1886 that a patent claim not be "a nose 23 of wax, which may be turned and twisted in any direction,"² the Federal Circuit has long held that a 24 claim term must be understood as limited if the applicant argued as much during prosecution in 25 ¹ See Docket No. 89 at 6-7. 26 ² White v. Dunbar, 119 U.S. 47, 51 (1886). 27 28 Case Nos. 3:12-cv-03865-VC, 3:12-cv-03876-VC, 3:12-cv-03877-VC, 3:12-cv-03880-VC, 3:12-

United States District Court For the Northern District of California

cv-03881-VC

Appx7

CLAIM CONSTRUCTION REPORT AND RECOMMENDATION

Case: 16-1306 Document: 60 Page: 72 Filed: 03/10/2016

Case3:12-cv-03865-VC Document98 Filed09/22/15 Page3 of 12

order to overcome prior art.³ "[T]he prosecution history can often inform the meaning of the claim
 language by demonstrating . . . whether the inventor limited the invention in the course of
 prosecution, making the claim scope narrower than it would otherwise be."⁴

Plaintiff Technology Property Limited and Patriot Scientific brought these patent infringement suits for infringement of three patents: U.S Patent Nos. 5,440,749, 5,530,890 and 5,809,336. Only the '336 patents remains at issue; the others were dismissed by stipulation.⁵ The '336 patent, titled "High Performance Microprocessor Having Variable Speed System Clock," was derived along with the others from a single patent application that was subject to nothing less than a ten-way restriction requirement. The result is that the '336 specification includes much discussion that is irrelevant to that which the '336 patent specifically claims.⁶

The '336 patent claims an invention that allows the frequency of a central processing unit, the brains of any computing device, to fluctuate based on local conditions. Traditional microprocessors use off-chip, fixed frequency clocks to regulate the CPU's frequency.⁷ One result is that the clock needs to be set lower than the CPU's maximum possible frequency to ensure proper operation under worst-case conditions. The '336 patent solves this problem by placing a ring oscillator on the same silicon substrate as the CPU to act as the CPU's clock. Because the ring oscillator is on the same silicon substrate and is made of the same components as the CPU, it is

subject to the same environmental conditions and thus will allow the CPU to operate at higher rates

³ See, e.g., Southwall Techs., Inc. v. Cardinal IG Co., 54 F.3d 1570, 1576 (Fed. Cir. 1995); see also *Rheox, Inc. v. Entact, Inc.*, 276 F.3d 1319, 1325 (Fed. Cir. 2002) ("Explicit arguments made during prosecution to overcome prior art can lead to a narrow claim interpretation because '[t]he public has a right to rely on such definitive statements made during prosecution.") (quoting *Digital Biometrics, Inc. v. Identix, Inc.*, 149 F.3d 1335, 1347 (Fed. Cir. 1998)).

- ⁴ Abbott Labs. v. Sandoz, Inc., 566 F.3d 1282, 1289 (Fed. Cir. 2009) (quoting Phillips v. AWH Corp., 415 F.3d 1303, 1317 (Fed. Cir. 2005) (en banc)).
- ⁵ See Docket No. 86; all docket references are to Case No. 3:12-cv-03865-VC.
- 26 ⁶ See, e.g., Docket No. 28-3, Ex. C at 3:27-35, 16:43-17:37.
- 27 ⁷ See Docket No. 28-3, Ex. C at 16:48-50, 17:12-13.
 - 3 Case Nos. 3:12-cv-03865-VC, 3:12-cv-03876-VC, 3:12-cv-03877-VC, 3:12-cv-03880-VC, 3:12cv-03881-VC CLAIM CONSTRUCTION REPORT AND RECOMMENDATION

Appx8

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

28

Case: 16-1306 Document: 60 Page: 73 Filed: 03/10/2016

Case3:12-cv-03865-VC Document98 Filed09/22/15 Page4 of 12

during good conditions and lower rates during bad. As the specification explains, the
 microprocessor may "operate over wide temperature ranges, wide voltage swings, and wide
 variations in semiconductor processing" that "all affect transistor gate propagation delays."⁸
 Because other devices with which the microprocessor communicates, both on-chip and off chip, cannot tolerate a variable speed clock, a second, conventional "crystal clock" is separately
 connected to the input/output interface.⁹

During the '336 patent's prosecution, the applicants made a variety of arguments to the examiner to overcome two key prior art references: U.S. Patent No. 4,503,500 ("Magar") and U.S. Patent No. 4,670,837 ("Sheets"). With respect to Magar, the examiner initially rejected the claims after noting that certain circuitry in Magar was fabricated on the same microprocessor substrate as the CPU, as required by the claims. The applicants then attempted to distinguish Magar by emphasizing that the clock disclosed in Magar was fixed by a crystal that was external to the microprocessor, unlike their on-chip variable speed clock:

[O]ne of ordinary skill in the art should readily recognize that the speed of the CPU and clock *do not* vary together due to manufacturing variation, operating voltage, and temperature of the IC in the Magar processor . . . This is simply because the Magar microprocessor clock is frequency controlled by a crystal which is also external to the microprocessor. Crystals are by design fixed frequency devices whose oscillation speed is designed to be tightly controlled and to vary minimally due to variations in manufacturing, operating voltage and temperature. The Magar microprocessor in no way contemplates a variable speed clock as claimed.¹⁰

In the same amendment, the applicants also argued that the Magar clock could not practice the

claimed invention because of its reliance on a crystal, which by its nature cannot vary its oscillation

frequency:

[C]rystal oscillators have never, to Applicants' knowledge, been fabricated on a single silicon substrate with a CPU, for instance. Even if they were, as previously mentioned, crystals are by design fixed-frequency devices whose oscillation

- 25 ⁸ Docket No. 28-3, Ex. C at 16:44-48.
- 26 ⁹ See Docket No. 28-3, Ex. C at 17:14-34, Fig. 17.
- 27 ¹⁰ Docket No. 90-7, Ex. D at 3-4.

4 Case Nos. 3:12-cv-03865-VC, 3:12-cv-03876-VC, 3:12-cv-03877-VC, 3:12-cv-03880-VC, 3:12cv-03881-VC CLAIM CONSTRUCTION REPORT AND RECOMMENDATION

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

28

I	Case: 16-1306 Document: 60 Page: 74 Filed: 03/10/2016			
	Case3:12-cv-03865-VC Document98 Filed09/22/15 Page5 of 12			
1	frequency is designed to be tightly controlled and to vary minimally due to variations in manufacturing, operating voltage and temperature. The oscillation			
2	frequency of a crystal on the same substrate with the microprocessor would inherently not vary due to variations in manufacturing, operating voltage and			
3	temperature in the same way as the frequency capability of the microprocessor on the same underlying substrate, as claimed. ¹¹			
4	The PTO nonetheless issued a second rejection based on Magar, and the applicants			
5 6	responded by emphasizing again that the claimed invention did not rely on an external crystal's			
7	fixed frequency to set the clock's frequency rate:			
8 9	The essential difference is that the frequency or rate of the signals is determined by the processing and/or operating parameters of the integrated circuit containing the circuit, while the frequency or rate of the signals depicted in Magar are determined by the fixed frequency of the external crystal. ¹²			
10	The applicants also disclaimed the use of an external crystal to cause clock signal			
11	oscillation:			
12 13	Magar's clock generator relies on an external crystal connected to terminals X1 and X2 to oscillate It is not an entire oscillator in itself. And with the crystal, the clock rate generated is also conventional in that it is a fixed not a variable			
14 15 16	clock rate generated is also conventional in that it is a fixed, not a variable, frequency. The Magar clock is comparable in operation to the conventional crystal clock 434 depicted in Fig. 17 of the present application for controlling the I/O interface at a fixed rate frequency, and not at all like the clock on which the claims are based. ¹³			
17	The examiner similarly issued an initial rejection in view of Sheets. In response, the			
18	applicants distinguished their "present invention" from microprocessors that rely on frequency			
19	control information from an external source:			
20	The present invention does not similarly rely upon provision of frequency control			
21 22	information to an external clock, but instead contemplates providing a ring oscillator clock and the microprocessor within the same integrated circuit. The placement of these elements within the same integrated circuit obviates the need for provision of			
23	the type of frequency control information described by Sheets, since the microprocessor and clock will naturally tend to vary commensurately in speed as a			
24	function of various parameters (e.g., temperature) affecting circuit performance.			
25	11 <i>Id.</i> at 4.			
26	12 <i>Id.</i> at 4.			
27	¹³ <i>Id.</i> at 3.			
28	5 Case Nos. 3:12-cv-03865-VC, 3:12-cv-03876-VC, 3:12-cv-03877-VC, 3:12-cv-03880-VC, 3:12- cv-03881-VC CLAIM CONSTRUCTION REPORT AND RECOMMENDATION			
	Appx10			

United States District Court For the Northern District of California

1	Case: 16-1306 Document: 60 Page: 75 Filed: 03/10/2016				
	Case3:12-cv-03865-VC Document98 Filed09/22/15 Page6 of 12				
1	Sheets' system for providing clock control signals to an external clock is thus seen to be unrelated to the integral microprocessor/clock system of the present invention. ¹⁴				
2	Because the applicants referred to the "present invention" in this statement, their disclaimer applies				
3	to all claims. ¹⁵				
4	But that disclaimer, like the prior disclaimers, could not secure allowance. In response to				
5	a subsequent rejection, the applicants went even further and disclaimed the use of controlled				
6	inputs altogether, regardless whether the control is on-chip or not:				
7 8	Even if the examiner is correct that the variable clock in Sheets is in the same circuit as the microprocessor of system 100, that still does not give the claimed				
9	subject matter. In Sheets, a command input is required to change the clock speed. In the present invention, the clock speed varies correspondingly to variations in				
10	operating parameters No command input is necessary to change the clock frequency. ¹⁶				
11	Thus, according to applicants, controlling the on-chip oscillator's speed using a command signal				
12	"does not give the claimed subject matter." ¹⁷ Indeed, in a later amendment, the applicants left no				
13	doubt that, unlike "all cited references," the claimed oscillator is completely free of inputs and				
14	extra components:				
15 16 17 18	Crucial to the present invention is that when fabrication and environmental parameters vary, the oscillation or clock frequency and the frequency capability of the driven device will automatically vary together. This differs from all cited references in that the oscillator or variable speed clock varies in frequency but does not require manual or programmed inputs or external or extra components to do so. ¹⁸				
19	After overcoming these and other objections by the examiner, the '336 patent issued on				
20	September 15, 1998. The patent has been construed in three previous litigations, including				
21					
22	¹⁴ Docket No. 90-9, Ex. F at 8.				
23 24	¹⁵ See, e.g., Ballard Med. Prods. v. Allegiance Healthcare Corp., 268 F.3d 1352, 1360-62 (Fed. Cir. 2001).				
24 25	¹⁶ Docket No. 90-10, Ex. G at 4.				
23 26	¹⁷ Id.				
20	¹⁸ Docket No. 90-7, Ex. D at 5.				
28	6 Case Nos. 3:12-cv-03865-VC, 3:12-cv-03876-VC, 3:12-cv-03877-VC, 3:12-cv-03880-VC, 3:12- cv-03881-VC CLAIM CONSTRUCTION REPORT AND RECOMMENDATION				
I					

United States District Court For the Northern District of California

Case: 16-1306 Document: 60 Page: 76 Filed: 03/10/2016

Case3:12-cv-03865-VC Document98 Filed09/22/15 Page7 of 12

one before the undersigned that resulted in a nine-day trial. In the Eastern District of Texas, Judge Ward construed the "entire ring oscillator" claim term in claim 1 to preclude reliance on either a control signal or an external crystal/clock generator to generate a clock signal.¹⁹ In reaching this conclusion, Judge Ward explained: "The Court agrees with the defendants that the applicant disclaimed the use of an input control signal and an external crystal/clock generator to generate a clock signal."²⁰

Similarly, in a United States International Trade Commission investigation, Judge Gildea construed "entire oscillator" as precluding reliance on either a control signal or an external crystal/clock generator to generate a clock signal.²¹ Judge Gildea found that Plaintiffs clearly and unambiguously disclaimed any oscillator that relies on a control signal or an external crystal or frequency generator.²² The Commission affirmed Judge Gildea's construction.²³

Likewise, this court construed "ring oscillator" as "an oscillator having a multiple, odd number of inversions arranged in a loop, wherein the oscillator is variable based on the temperature, voltage and process parameters in the environment,"²⁴ and instructed the jury that the term "entire oscillator" excludes any external clock used to generate the CPU clock signal.²⁵

- 24 $\left\| {}^{23} See \text{ Docket No. 90-17, Ex. N at 16-25.} \right\|$
- 25 24 See Acer, Inc. v. Tech. Properties Ltd., No. 5:08-CV-00877 PSG, 2013 WL 4515545, at *5 (N.D. Cal. Aug. 21, 2013).
- ²⁶
 ²⁵ See Docket No. 90-13, Ex. J at 26; Docket No. 90-14, Ex. K at 2; see also Docket No. 90-18, Ex. O at 11, and n.24.

7 Case Nos. 3:12-cv-03865-VC, 3:12-cv-03876-VC, 3:12-cv-03877-VC, 3:12-cv-03880-VC, 3:12cv-03881-VC CLAIM CONSTRUCTION REPORT AND RECOMMENDATION

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

28

¹⁹ See Docket No. 90-15, Ex. L at 12.

 $^{^{20}}$ *Id*.

²¹ See Docket No. 90-16, Ex. M at 40-41; Docket No. 90-17, Ex. N at 16-25.

 <sup>21
 22</sup> See Docket No. 90-20, Ex. Q at 39-40 (finding that "the essential point made by the applicants in seeking to gain acceptance" of their claims, and their "unqualified statements in distinguishing" the prior art, constituted a "clear disavowal" of claim scope).

Case: 16-1306 Document: 60 Page: 77 Filed: 03/10/2016

Case3:12-cv-03865-VC Document98 Filed09/22/15 Page8 of 12

The parties to this litigation agree that the disputed term must be limited as "an [oscillator] that is located entirely on the same semiconductor substrate as the [central processing unit]."²⁶ Where they disagree is whether the term should further be limited to read as "an [oscillator] that is located entirely on the same semiconductor substrate as the [central processing unit] and does not rely on a control signal or an external crystal/clock generator to cause clock signal oscillation or control clock signal frequency."²⁷

II.

This court has jurisdiction under 28 U.S.C. §§ 1331 and 1338. The presiding judge referred all pretrial matters to the undersigned pursuant to Fed. R. Civ. P. 72(a).²⁸

"To construe a claim term, the trial court must determine the meaning of any disputed words from the perspective of one of ordinary skill in the pertinent art at the time of filing."²⁹ This requires a careful review of the intrinsic record comprised of the claim terms, written description and prosecution history of the patent.³⁰

While claim terms "are generally given their ordinary and customary meaning,"³¹ the claims themselves and the context in which the terms appear "provide substantial guidance as to the meaning of particular claim terms."³² Indeed, a patent's specification "is always highly relevant

²⁷ Id.

²⁸ See Docket No. 17.

²⁹ Chamberlain Group, Inc. v. Lear Corp., 516 F.3d 1331, 1335 (Fed. Cir. 2008).

³² *Phillips*, 415 F.3d at 1314

28

8 Case Nos. 3:12-cv-03865-VC, 3:12-cv-03876-VC, 3:12-cv-03877-VC, 3:12-cv-03880-VC, 3:12-cv-03881-VC CLAIM CONSTRUCTION REPORT AND RECOMMENDATION

Appx13

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

²⁶ Docket No. 89 at 7.

³⁰ See id. ("To construe a claim term, the trial court must determine the meaning of any disputed words from the perspective of one of ordinary skill in the pertinent art at the time of filing. Intrinsic evidence, that is the claims, written description, and the prosecution history of the patent, is a more reliable guide to the meaning of a claim term than are extrinsic sources like technical dictionaries, treatises, and expert testimony.") (citing *Phillips*, 415 F.3d at 1312).

³¹ *Phillips*, 415 F.3d at 1312 (quoting *Vitronics Corp. v. Conceptronic, Inc.*, 90 F.3d 1576, 1582 (Fed. Cir. 1996)).

Case: 16-1306 Document: 60 Page: 78 Filed: 03/10/2016 Case3:12-cv-03865-VC Document98 Filed09/22/15 Page9 of 12

to the claim construction analysis.³³ Claims "must be read in view of the specification, of which they are part.³⁴

Although the patent's prosecution history "lacks the clarity of the specification and thus is less useful for claim construction purposes," it "can often inform the meaning of the claim language by demonstrating how the inventor understood the invention and whether the inventor limited the invention in the course of prosecution, making the claim scope narrower than it would otherwise be."³⁵ The court also has the discretion to consider extrinsic evidence, including dictionaries, learned treatises and testimony from experts and inventors.³⁶ Such evidence, however, is "less significant than the intrinsic record in determining the legally operative meaning of claim language."³⁷ No extrinsic evidence is necessary to resolve the dispute here, however, because the intrinsic record is dispositive that the applicant disclaimed certain claim scope to convince the examiner to issue the patent.

III.

"[T]here is no principle of patent law that the scope of surrender of subject matter made during prosecution is limited to what is absolutely necessary to avoid a prior art reference that was the basis for an examiner's rejection."³⁸ Whether necessary or not to get the examiner to avoid Magar and Sheets, the applicant here surrendered subject matter that the definition of the "entire oscillator" term must account, albeit in language different than that proposed by either side.

³⁵ *Phillips*, 415 F.3d at 1317 (internal quotations omitted).

³⁶ See id. ("Although we have emphasized the importance of intrinsic evidence in claim construction, we have also authorized district courts to rely on extrinsic evidence, which 'consists of all evidence external to the patent and prosecution history, including expert and inventor testimony, dictionaries, and learned treatises."") (quoting *Markman*, 52 F.3d at 980).

³⁷ *Phillips*, 415 F.3d at 1317 (citing *C.R. Bard, Inc. v. U.S. Surgical Corp.*, 388 F.3d 858, 862 (Fed. Cir. 2004)) (internal quotations and additional citations omitted).

³⁸ Norian Corp. v. Stryker Corp., 432 F.3d 1356, 1361 (Fed. Cir. 2005).

9 Case Nos. 3:12-cv-03865-VC, 3:12-cv-03876-VC, 3:12-cv-03877-VC, 3:12-cv-03880-VC, 3:12cv-03881-VC CLAIM CONSTRUCTION REPORT AND RECOMMENDATION

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

³³ *Phillips*, 415 F.3d at 1312-15.

³⁴ Markman v. Westview Instruments, Inc., 52 F.3d 967, 979 (Fed. Cir. 1995); see also Ultimax Cement Mfg. Corp v. CTS Cement Mfg. Corp., 587 F. 3d 1339, 1347 (Fed. Cir. 2009).

Case: 16-1306 Document: 60 Page: 79 Filed: 03/10/2016

Case3:12-cv-03865-VC Document98 Filed09/22/15 Page10 of 12

1 To avoid Magar, the applicants surrendered any oscillator that like Magar's is fixed by an 2 off-chip crystal. Over and over again, the applicants insisted that its claims did not read on Magar because of this distinction. Whether styled by the applicants as an "essential difference" or "not at 3 all like the clock on which the claims are based,"³⁹ Magar is distinct from the invention because it 4 5 fixes the frequency of the CPU with a crystal oscillator that is not on the same silicon substrate. Having sold the Patent Office on this distinction, and told the world the same in the prosecution 6 history, the applicants understood that they could not later claim anything else. The Federal Circuit 7 has taught this lesson over and over again.⁴⁰ 8 9 ³⁹ Docket No. 90-8, Ex. E at 3, 4. 10 ⁴⁰ See, e.g., Southwall, 54 F.3d at 1576 ("Claims may not be construed one way in order to obtain their allowance and in a different way against accused infringers."); Rheox, 276 F.3d at 1325 11 ("Explicit arguments made during prosecution to overcome prior art can lead to a narrow claim 12 interpretation because '[t]he public has a right to rely on such definitive statements made during prosecution.""); Gillespie v. Dywidag Sys. Int'l, USA, 501 F.3d 1285, 1291 (Fed. Cir. 2007) ("The 13 patentee is held to what he declares during the prosecution of his patent."); Computer Docking Station Corp. v. Dell, Inc., 519 F.3d 1366, 1379 (Fed. Cir. 2008) (holding that "the sum of the 14 patentees' statements during prosecution would lead a competitor to believe that the patentee had disavowed coverage of laptops" and, thus, affirming. the trial court's construction of the portable 15 computer limitation); Seachange Int'l, Inc. v. C-COR, Inc., 413 F.3d 1361, 1372-75 (Fed. Cir. 16 2005) ("Where an applicant argues that a claim possesses a feature that the prior art does not possess in order to overcome a prior art rejection, the argument may serve to narrow the scope of 17 otherwise broad claim language."); see also Am. Piledriving Equip. v. Geoquip, Inc., 637 F. 3d 1324, 1336 (Fed. Cir. 2011) ("[A]n applicant's argument that a prior art reference is 18 distinguishable on a particular ground can serve as a disclaimer of claim scope even if the applicant distinguishes the reference on other grounds as well."); Chimie v. PPG Indus., Inc., 402 F.3d 1371, 19 1384 (Fed. Cir. 2005) ("The purpose of consulting the prosecution history in construing a claim is 20 to 'exclude any interpretation that was disclaimed during prosecution.""; "Accordingly, 'where the patentee has unequivocally disavowed a certain meaning to obtain his patent, the doctrine of 21 prosecution disclaimer attaches and narrows the ordinary meaning of the claim congruent with the scope of the surrender."") (citations omitted); Microsoft Corp. v. Multi-Tech. Sys., Inc., 357 F.3d 22 1340, 1349 (Fed. Cir. 2004) (a court "cannot construe the claims to cover subject matter broader than that which the patentee itself regarded as comprising its invention and represented to the 23 PTO"); Springs Window Fashions LP v. Novo Indus., L.P., 323 F.3d 989, 993-96 (Fed. Cir. 2003) 24 (rejecting patentee's attempt to narrow the scope of disclaimer, even though the examiner did not rely on the disclaimer to issue the claims); N. Am. Container Inc. v. Plastipak Packaging Inc., 415 25 F.3d 1335, 1345-46 (Fed. Cir. 2005) (holding that "the applicant, through argument [that the priorart inner walls are 'slightly concave'] during the prosecution, disclaimed inner walls of the base

27 28

viewed as entirely concave").

26

10 Case Nos. 3:12-cv-03865-VC, 3:12-cv-03876-VC, 3:12-cv-03877-VC, 3:12-cv-03880-VC, 3:12cv-03881-VC CLAIM CONSTRUCTION REPORT AND RECOMMENDATION

Appx15

portion having any concavity.... [a]lthough the inner walls disclosed in the [prior art] may be

Case: 16-1306 Document: 60 Page: 80 Filed: 03/10/2016 Case3:12-cv-03865-VC Document98 Filed09/22/15 Page11 of 12

The song remains much the same regarding Sheets. The applicants distinguished Sheets repeatedly on the ground that Sheets requires control signals, frequency control information or command inputs. In contrast, they characterize the invention upon relying upon or requiring any such signals, information or inputs.⁴¹ Because applicants described this distinction as no less than "crucial," and applicable to the "present invention," their disclaimer applies to all claims.⁴²

Plaintiffs principally argue that the distinctions drawn from Magar and Sheets are already expressly included in the patent claims themselves. It is true that the "on-chip/off-chip" distinction and the invention's variability depending on PVT are reflected in other limitations. But those other limitations do not get at the full range of distinctions drawn, especially the claimed invention's oscillator frequency not being fixed by any crystal off-chip and the oscillator not needing any control inputs. The Federal Circuit has been clear that claim construction must reflect all disclaimers, not merely a subset.⁴³

The undersigned appreciates that the construction recommended differs from the constructions adopted in the Eastern District of Texas, the International Trade Commission and by the undersigned as presiding judge in *HTC*. It also must be noted that neither party urged this particular language. But putting aside any notion that this court is bound in this case by any prior construction, the recommended construction is consistent with the fundamental meaning of those earlier constructions. After multiple rounds of briefing by the parties and a lengthy hearing, the undersigned is convinced that the particular language urged recommended here best captures what actually happened at the patent office. In the universe of claim construction, that directive is ultimate prime.

22

28

⁴³ See Krippelz v. Ford Motor Co., 667 F.3d 1261, 1267 (Fed. Cir. 2012); Am. Piledriving Equip. v. Geoquip, Inc., 637 F.3d 1324, 1336 (Fed. Cir. 2011); Elkay v. Mgf. Co. v. Ebco Mfg. Co., 192 F.3d
 973, 979 (Fed. Cir. 1999).

11 Case Nos. 3:12-cv-03865-VC, 3:12-cv-03876-VC, 3:12-cv-03877-VC, 3:12-cv-03880-VC, 3:12-cv-03881-VC CLAIM CONSTRUCTION REPORT AND RECOMMENDATION

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

^{23 &}lt;sup>41</sup> See Docket No. 90-9, Ex. F at 8; see also Docket No. 90-10, Ex. G at 4.

 ⁴² See, e.g., Ballard Med. Prods. v. Allegiance Healthcare Corp., 268 F.3d 1352, 1360-62 (Fed. Cir. 2001).

I	Case: 16-1306 Document: 60 Page: 81 Filed: 03/10/2016
	Case3:12-cv-03865-VC Document98 Filed09/22/15 Page12 of 12
1	SO ORDERED.
2	Dated: September 22, 2015
2	Paul S. GREWAL
4	United States Magistrate Judge
4 5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	12 Case Nos. 3:12-cv-03865-VC, 3:12-cv-03876-VC, 3:12-cv-03877-VC, 3:12-cv-03880-VC, 3:12- cv-03881-VC CLAIM CONSTRUCTION REPORT AND RECOMMENDATION
	Appx17

United States District Court For the Northern District of California

Case: 16-1306 Document: 60 Page: 82 Filed: 03/10/2016



United States Patent [19]

Moore et al.

[54] HIGH PERFORMANCE MICROPROCESSOR HAVING VARIABLE SPEED SYSTEM CLOCK

- [75] Inventors: Charles H. Moore, Woodside; Russell H. Fish, III, Mt. View, both of Calif.
- [73] Assignee: Patriot Scientific Corporation, San Diego, Calif.
- [21] Appl. No.: 484,918
- [22] Filed: Jun. 7, 1995

Related U.S. Application Data

[62] Division of Ser. No. 389,334, Aug. 3, 1989, Pat. No. 5,440,749.

[51]] Int. Cl. ⁶		G06F	1/04
------	-------------------------	--	------	------

- [52]
 U.S. Cl.
 395/845

 [58]
 Field of Search
 395/500, 551,
- 395/555, 845

[56] References Cited

U.S. PATENT DOCUMENTS

3,967,104	6/1976	Brantingham 364/709.09	,
3,980,993	9/1976	Bredart et al 395/550)
4,003,028	1/1977	Bennett et al 395/742	ŗ
4,042,972	8/1977	Gruner et al 395/389	,
4,050,096	9/1977	Bennett 395/494	ŀ
4,112,490	9/1978	Pohlman et al 395/287	!
4.315.308	2/1982	Jackson 395/853	6

US005809336A

[11] Patent Number: 5,809,336

[45] **Date of Patent:** Sep. 15, 1998

4.338.675	7/1982	Palmer
4,398,265	8/1983	Puhl et al 395/882
4,453,229	6/1984	Schaire 395/250
4,503,500	3/1985	Magan 395/800
4,539,655	9/1985	Trussell et al 395/280
4,553,201	11/1985	Pollack 395/183.22
4,627,082	12/1986	Pelgrom et al 377/63
4,670,837	6/1987	Sheets 395/550
4,680,698	7/1987	Edwards et al 395/800
4,761,763	8/1988	Hicks 395/286
5,414,862	5/1995	Suzuki et al 395/750


Primary Examiner-David Y. Eng

Attorney, Agent, or Firm-Cooley Godward LLP

[57] ABSTRACT

A high performance, low cost microprocessor system having a variable speed system clock is disclosed herein. The microprocessor system includes an integrated circuit having a central processing unit and a ring oscillator variable speed system clock for clocking the microprocessor. The central processing unit and ring oscillator variable speed system clock each include a plurality of electronic devices of like type, which allows the central processing unit to operate at a variable processing frequency dependent upon a variable speed of the ring oscillator variable speed system clock. The microprocessor system may also include an input/output interface connected to exchange coupling control signals, address and data with the central processing unit. The input/output interface is independently clocked by a second clock connected thereto.

10 Claims, 19 Drawing Sheets



Sep. 15, 1998

Sheet 1 of 19




FIG._1

```
U.S. Patent
```

Sep. 15, 1998

Sheet 2 of 19




FIG._2

Sep. 15, 1998

Sheet 3 of 19

5,809,336




FIG._3





FIG._4





Sheet 5 of 19




FIG._5



Sep. 15, 1998

Sheet 6 of 19




FIG._6



Sep. 15, 1998

Sheet 7 of 19




FIG._7

Appx25

Sep. 15, 1998

Sheet 8 of 19

5,809,336




FIG._8








FIG._9



5,809,336







Sep. 15, 1998

Sheet 12 of 19











FIG._13

Sep. 15, 1998

Sheet 14 of 19

5,809,336









FIG._15

Appx32





CONTROL SIGNALS

FIG._16




FIG._18




FIG._17




FIG._19

Appx34

Sep. 15, 1998

Sheet 17 of 19

5,809,336




FIG._20

Sep. 15, 1998

Sheet 18 of 19





FIG._21



Sep. 15, 1998



5

15

30

HIGH PERFORMANCE MICROPROCESSOR HAVING VARIABLE SPEED SYSTEM CLOCK

CROSS REFERENCE TO RELATED APPLICATIONS

This application is a division of U.S. application Ser. No. 07/389,334, filed Aug. 3, 1989, now U.S. Pat. No. 5,440, 749.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to a simplified, reduced instruction set computer (RISC) microprocessor. More particularly, it relates to such a microprocessor which is capable of performance levels of, for example, 20 million instructions per second (MIPS) at a price of, for example, 20 dollars.

2. Description of the Prior Art

Since the invention of the microprocessor, improvements in its design have taken two different approaches. In the first approach, a brute force gain in performance has been achieved through the provision of greater numbers of faster transistors in the microprocessor integrated circuit and an instruction set of increased complexity. This approach is exemplified by the Motorola 68000 and Intel 80X86 microprocessor families. The trend in this approach is to larger die sizes and packages, with hundreds of pinouts.

More recently, it has been perceived that performance gains can be achieved through comparative simplicity, both in the microprocessor integrated circuit itself and in its instruction set. This second approach provides RISC microprocessors, and is exemplified by the Sun SPARC and 35 the Intel 8960 microprocessors. However, even with this approach as conventionally practiced, the packages for the microprocessor are large, in order to accommodate the large number of pinouts that continue to be employed. A need therefore remains for further simplification of high perfor- 40 mance microprocessors.

With conventional high performance microprocessors, fast static memories are required for direct connection to the microprocessors in order to allow memory accesses that are fast enough to keep up with the microprocessors. Slower 45 dynamic random access memories (DRAMs) are used with such microprocessors only in a hierarchical memory arrangement, with the static memories acting as a buffer between the microprocessors and the DRAMs. The necessity to use static memories increases cost of the resulting 50 systems.

Conventional microprocessors provide direct memory accesses (DMA) for system peripheral units through DMA controllers, which may be located on the microprocessor 55 integrated circuit, or provided separately. Such DMA controllers can provide routine handling of DMA requests and responses, but some processing by the main central processing unit (CPU) of the microprocessor is required.

SUMMARY OF THE INVENTION

Accordingly, it is an object of this invention to provide a microprocessor with a reduced pin count and cost compared to conventional microprocessors.

It is another object of the invention to provide a high 65 performance microprocessor that can be directly connected to DRAMs without sacrificing microprocessor speed.

2

It is a further object of the invention to provide a high performance microprocessor in which DMA does not require use of the main CPU during DMA requests and responses and which provides very rapid DMA response with predictable response times.

The attainment of these and related objects may be achieved through use of the novel high performance, low cost microprocessor herein disclosed. In accordance with one aspect of the invention, a microprocessor system in 10 accordance with this invention has a central processing unit, a dynamic random access memory and a bus connecting the central processing unit to the dynamic random access memory. There is a multiplexing means on the bus between the central processing unit and the dynamic random access memory. The multiplexing means is connected and configured to provide row addresses, column addresses and data on the bus.

In accordance with another aspect of the invention, the microprocessor system has a means connected to the bus for 20 fetching instructions for the central processing unit on the bus. The means for fetching instructions is configured to fetch multiple sequential instructions in a single memory cycle. In a variation of this aspect of the invention, a programmable read only memory containing instructions for the central processing unit is connected to the bus. The means for fetching instructions includes means for assembling a plurality of instructions from the programmable read only memory and storing the plurality of instructions in the dynamic random access memory.

In another aspect of the invention, the microprocessor system includes a central processing unit, a direct memory access processing unit and a memory connected by a bus. The direct memory access processing unit includes means for fetching instructions for the central processing unit and for fetching instructions for the direct memory access processing unit on the bus.

In a further aspect of the invention, the microprocessor system, including the memory, is contained in an integrated circuit. The memory is a dynamic random access memory, and the means for fetching multiple instructions includes a column latch for receiving the multiple instructions.

In still another aspect of the invention, the microprocessor system additionally includes an instruction register for the multiple instructions connected to the means for fetching instructions. A means is connected to the instruction register for supplying the multiple instructions in succession from the instruction register. A counter is connected to control the means for supplying the multiple instructions to supply the multiple instructions in succession. A means for decoding the multiple instructions is connected to receive the multiple instructions in succession from the means for supplying the multiple instructions. The counter is connected to said means for decoding to receive incrementing and reset control signals from the means for decoding. The means for decoding is configured to supply the reset control signal to the counter and to supply a control signal to the means for fetching instructions in response to a SKIP instruction in the multiple instructions. In a modification of this aspect of the invention, the microprocessor system additionally has a loop counter connected to receive a decrement control signal from the means for decoding. The means for decoding is configured to supply the reset control signal to the counter and the decrement control signal to the loop counter in response to a MICROLOOP instruction in the multiple instructions. In a further modification to this aspect of the invention, the means for decoding is configured to control

25

the counter in response to an instruction utilizing a variable width operand. A means is connected to the counter to select the variable width operand in response to the counter.

In a still further aspect of the invention, the microprocessor system includes an arithmetic logic unit. A first push ⁵ down stack is connected to the arithmetic logic unit. The first push down stack includes means for storing a top item connected to a first input of the arithmetic logic unit and means for storing a next item connected to a second input of the arithmetic logic unit. The arithmetic logic unit has an ¹⁰ output connected to the means for storing a top item. The means for storing a top item is connected to provide an input to a register file. The register file desirably is a second push down stack, and the means for storing a top item and the register file are bidirectionally connected. ¹⁵

In another aspect of the invention, a data processing system has a microprocessor including a sensing circuit and a driver circuit, a memory, and an output enable line connected between the memory, the sensing circuit and the driver circuit. The sensing circuit is configured to provide a ready signal when the output enable line reaches a predetermined electrical level, such as a voltage. The microprocessor is configured so that the driver circuit provides an enabling signal on the output enable line responsive to the ready signal.

In a further aspect of the invention, the microprocessor system has a ring counter variable speed system clock connected to the central processing unit. The central processing unit and the ring counter variable speed system clock are provided in a single integrated circuit. An input/ output interface is connected to exchange coupling control signals, addresses and data with the input/output interface. A second clock independent of the ring counter variable speed system clock is connected to the input/output interface.

In yet another aspect of the invention, a push down stack is connected to the arithmetic logic unit. The push down stack includes means for storing a top item connected to a first input of the arithmetic logic unit and means for storing a next item connected to a second input of the arithmetic 40 logic unit. The arithmetic logic unit has an output connected to the means for storing a top item. The push down stack has a first plurality of stack elements configured as latches and a second plurality of stack elements configured as a random access memory. The first and second plurality of stack 45 dance with the invention. elements and the central processing unit are provided in a single integrated circuit. A third plurality of stack elements is configured as a random access memory external to the single integrated circuit. In this aspect of the invention, desirably a first pointer is connected to the first plurality of $_{50}$ stack elements, a second pointer connected to the second plurality of stack elements, and a third pointer is connected to the third plurality of stack elements. The central processing unit is connected to pop items from the first plurality of stack elements. The first stack pointer is connected to the 55 second stack pointer to pop a first plurality of items from the second plurality of stack elements when the first plurality of stack elements are empty from successive pop operations by the central processing unit. The second stack pointer is connected to the third stack pointer to pop a second plurality 60 of items from the third plurality of stack elements when the second plurality of stack elements are empty from successive pop operations by the central processing unit.

In another aspect of the invention, a first register is connected to supply a first input to the arithmetic logic unit. 65 A first shifter is connected between an output of the arithmetic logic unit and the first register. A second register is

connected to receive a starting polynomial value. An output of the second register is connected to a second shifter. A least significant bit of the second register is connected to The arithmetic logic unit. A third register is connected to supply
feedback terms of a polynomial to the arithmetic logic unit. A down counter, for counting down a number corresponding to digits of a polynomial to be generated, is connected to the arithmetic logic unit. The arithmetic logic unit is responsive to a polynomial instruction to carry out an exclusive OR of the contents of the first register with the contents of the third register is a "ONE" and to pass the contents of the first register is a "ZERO", until the down counter completes a count. The polynomial to the second register is a "ZERO", until the down counter completes a count. The polynomial to the second register.

In still another aspect of the invention, a result register is connected to supply a first input to the arithmetic logic unit. A first, left shifting shifter is connected between an output of the arithmetic logic unit and the result register. A multiplier register is connected to receive a multiplier in bit reversed form. An output of the multiplier register is connected to a second, right shifting shifter. A least significant bit of the multiplier register is connected to the arithmetic logic unit. A third register is connected to supply a multiplicand to said arithmetic logic unit. A down counter, for counting down a number corresponding to one less than the number of digits of the multiplier, is connected to the arithmetic logic unit. The arithmetic logic unit is responsive to a multiply instruction to add the contents of the result register with the contents of the third register, when the least significant bit of the multiplier register is a "ONE" and to pass the contents of the result register unaltered, until the down counter completes a count. The product results in the result register.

The attainment of the foregoing and related objects, advantages and features of the invention should be more readily apparent to those skilled in the art, after review of the following more detailed description of the invention, taken together with the drawings, in which:

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is an external, plan view of an integrated circuit package incorporating a microprocessor in accordance with the invention.

FIG. **2** is a block diagram of a microprocessor in accordance with the invention.

FIG. **3** is a block diagram of a portion of a data processing system incorporating the microprocessor of FIGS. **1** and **2**.

FIG. 4 is a more detailed block diagram of a portion of the microprocessor shown in FIG. 2.

FIG. **5** is a more detailed block diagram of another portion of the microprocessor shown in FIG. **2**.

FIG. 6 is a block diagram of another portion of the data processing system shown in part in FIG. 3 and incorporating the microprocessor of FIGS. 1–2 and 4–5.

FIGS. 7 and 8 are layout diagrams for the data processing system shown in part in FIGS. 3 and 6.

FIG. 9 is a layout diagram of a second embodiment of a microprocessor in accordance with the invention in a data processing system on a single integrated circuit.

FIG. 10 is a more detailed block diagram of a portion of the data processing system of FIGS. 7 and 8.

FIG. 11 is a timing diagram useful for understanding operation of the system portion shown in FIG. 12.

FIG. 12 is another more detailed block diagram of a further portion of the data processing system of FIGS. 7 and 8.

FIG. 13 is a more detailed block diagram of a portion of the microprocessor shown in FIG. 2.

FIG. 14 is a more detailed block and schematic diagram of a portion of the system shown in FIGS. 3 and 7-8.

FIG. 15 is a graph useful for understanding operation of $^{-5}$ the system portion shown in FIG. 14.

FIG. 16 is a more detailed block diagram showing part of the system portion shown in FIG. 4.

FIG. 17 is a more detailed block diagram of a portion of $_{10}$ the microprocessor shown in FIG. 2.

FIG. 18 is a more detailed block diagram of part of the microprocessor portion shown in FIG. 17.

FIG. 19 is a set of waveform diagrams useful for understanding operation of the part of the microprocessor portion 15 shown in FIG. 18.

FIG. 20 is a more detailed block diagram showing another part of the system portion shown in FIG. 4.

FIG. 21 is a more detailed block diagram showing another $_{20}$ part of the system portion shown in FIG. 4.

FIGS. 22 and 23 are more detailed block diagrams showing another part of the system portion shown in FIG. 4.

DETAILED DESCRIPTION OF THE INVENTION

Overveiw

The microprocessor of this invention is desirably implemented as a 32-bit microprocessor optimized for:

HIGH EXECUTION SPEED, and

LOW SYSTEM COST.

In this embodiment, the microprocessor can be thought of as 20 MIPS for 20 dollars. Important distinguishing features of the microprocessor are:

Uses low-cost commodity DYNAMIC RAMS to run 20 35 MIPS

4 instruction fetch per memory cycle

On-chip fast page-mode memory management

Runs fast without external cache

Requires few interfacing chips

Crams 32-bit CPU in 44 pin SOJ package

The instruction set is organized so that most operations can be specified with 8-bit instructions. Two positive products of this philosophy are:

Programs are smaller,

Programs can execute much faster.

The bottleneck in most computer systems is the memory bus. The bus is used to fetch instructions and fetch and store data. The ability to fetch four instructions in a single 50 memory bus cycle significantly increases the bus availability to handle data.

Turning now to the drawings, more particularly to FIG. 1, there is shown a packaged 32-bit microprocessor 50 in a 44-pin plastic leadless chip carrier, shown approximately 55 100 times its actual size of about 0.8 inch on a side. The fact that the microprocessor 50 is provided as a 44-pin package represents a substantial departure from typical microprocessor packages, which usually have about 200 input/output (I/O) pins. The microprocessor 50 is rated at 20 million 60 instructions per second (MIPS). Address and data lines 52, also labelled D0-D31, are shared for addresses and data without speed penalty as a result of the manner in which the microprocessor 50 operates, as will be explained below. DYNAMIC RAM

In addition to the low cost 44-pin package, another unusual aspect of the high performance microprocessor 50 is 6

that it operates directly with dynamic random access memories (DRAMs), as shown by row address strobe (RAS) and column address strobe (CAS) I/O pins 54. The other I/O pins for the microprocessor **50** include V_{DD} pins **56**, V_{SS} pins **58**, output enable pin 60, write pin 62, clock pin 64 and reset pin 66

All high speed computers require high speed and expensive memory to keep up. The highest speed static RAM memories cost as much as ten times as much as slower dynamic RAMs. This microprocessor has been optimized to use low-cost dynamic RAM in high-speed page-mode. Page-mode dynamic RAMs offer static RAM performance without the cost penalty. For example, low-cost 85 nsec. dynamic RAMs access at 25 nsec when operated in fast page-mode. Integrated fast page-mode control on the microprocessor chip simplifies system interfacing and results in a faster system.

Details of the microprocessor 50 are shown in FIG. 2. The microprocessor 50 includes a main central processing unit (CPU) 70 and a separate direct memory access (DMA) CPU 72 in a single integrated circuit making up the microprocessor 50. The main CPU 70 has a first 16 deep push down stack 74, which has a top item register 76 and a next item register 78, respectively connected to provide inputs to an arithmetic logic unit (ALU) 80 by lines 82 and 84. An output 25 of the ALU 80 is connected to the top item register 76 by line 86. The output of the top item register at 82 is also connected by line 88 to an internal data bus 90.

A loop counter 92 is connected to a decrementer 94 by lines 96 and 98. The loop counter 92 is bidirectionally 30 connected to the internal data bus 90 by line 100. Stack pointer 102, return stack pointer 104, mode register 106 and instruction register 108 are also connected to the internal data bus 90 by lines 110, 112, 114 and 116, respectively. The internal data bus 90 is connected to memory controller 118 and to gate 120. The gate 120 provides inputs on lines 122, 124, and 126 to X register 128, program counter 130 and Y register 132 of return push down stack 134. The X register 128, program counter 130 and Y register 132 provide outputs to internal address bus 136 on lines 138, 140 and 142. The internal address bus provides inputs to the memory controller 118 and to an incrementer 144. The incrementer 144 provides inputs to the X register, program counter and Y register via lines 146, 122, 124 and 126. The DMA CPU 72 provides inputs to the memory controller 118 on line 148. 45 The memory controller 118 is connected to a RAM (not shown) by address/data bus 150 and control lines 152.

FIG. 2 shows that the microprocessor 50 has a simple architecture. Prior art RISC microprocessors are substantially more complex in design. For example, the SPARC RISC microprocessor has three times the gates of the microprocessor 50, and the Intel 8960 RISC microprocessor has 20 times the gates of the microprocessor 50. The speed of this microprocessor is in substantial part due to this simplicity. The architecture incorporates push down stacks and register write to achieve this simplicity.

The microprocessor 50 incorporates an I/O that has been tuned to make heavy use of resources provided on the integrated circuit chip. On chip latches allow use of the same I/O circuits to handle three different things: column addressing, row addressing and data, with a slight to nonexistent speed penalty. This triple bus multiplexing results in fewer buffers to expand, fewer interconnection lines, fewer I/O pins and fewer internal buffers.

The provision of on-chip DRAM control gives a performance equal to that obtained with the use of static RAMs. As a result, memory is provided at 1/4 the system cost of static RAM used in most RISC systems.

The microprocessor 50 fetches 4 instructions per memory cycle; the instructions are in an 8-bit format, and this is a 32-bit microprocessor. System speed is therefore 4 times the memory bus bandwidth. This ability enables the microprocessor to break the Von Neumann bottleneck of the speed of getting the next instruction. This mode of operation is possible because of the use of a push down stack and register array. The push down stack allows the use of implied addresses, rather than the prior art technique of explicit addresses for two sources and a destination.

Most instructions execute in 20 nanoseconds in the microprocessor 50. The microprocessor can therefore execute instructions at 50 peak MIPS without pipeline delays. This is a function of the small number of gates in the microprocessor 50 and the high degree of parallelism in the architecture of the microprocessor.

FIG. 3 shows how column and row addresses are multiplexed on lines D8-D14 of the microprocessor 50 for addressing DRAM 150 from I/O pins 52. The DRAM 150 is one of eight, but only one DRAM 150 has been shown for clarity. As shown, the lines D11-D18 are respectively con- 20 nected to row address inputs A0-A8 of the DRAM 150. Additionally, lines D12-D15 are connected to the data inputs DQ1-DQ4 of the DRAM 150. The output enable, write and column address strobe pins 54 are respectively connected to the output enable, write and column address 25 strobe inputs of the DRAM 150 by lines 152. The row address strobe pin 54 is connected through row address strobe decode logic 154 to the row address strobe input of the DRAM 150 by lines 156 and 158.

D0-D7 pins 52 (FIG. 1) are idle when the microprocessor 30 50 is outputting multiplexed row and column addresses on D11-D18 pins 52. The D0-D7 pins 52 can therefore simultaneously be used for I/O when right justified I/O is desired. Simultaneous addressing and I/O can therefore be carried

FIG. 4 shows how the microprocessor 50 is able to achieve performance equal to the use of static RAMS with DRAMs through multiple instruction fetch in a single clock cycle and instruction fetch-ahead. Instruction register 108 receives four 8-bit byte instruction words 1-4 on 32-bit 40 internal data bus 90. The four instruction byte 1-4 locations of the instruction register 108 are connected to multiplexer 170 by busses 172, 174, 176 and 178, respectively. A microprogram counter 180 is connected to the multiplexer 170 by lines 182. The multiplexer 170 is connected to 45 decoder 184 by bus 186. The decoder 184 provides internal signals to the rest of the microprocessor 50 on lines 188.

Most significant bits 190 of each instruction byte 1-4 location are connected to a 4-input decoder 192 by lines 194. The output of decoder 192 is connected to memory control- 50 ler 118 by line 196. Program counter 130 is connected to memory controller 118 by internal address bus 136, and the instruction register 108 is connected to the memory controller 118 by the internal data bus 90. Address/data bus 198 and control bus 200 are connected to the DRAMS 150 (FIG. 3). 55

In operation, when the most significant bits 190 of remaining instructions 1-4 are "1" in a clock cycle of the microprocessor 50, there are no memory reference instructions in the queue. The output of decoder 192 on line 196 requests an instruction fetch ahead by memory controller 60 118 without interference with other accesses. While the current instructions in instruction register 108 are executing, the memory controller 118 obtains the address of the next set of four instructions from program counter 130 and obtains that set of instructions. By the time the current set of 65 instructions has completed execution, the next set of instructions is ready for loading into the instruction register.

Appx41

Details of the DMA CPU 72 are provided in FIG. 5. Internal data bus 90 is connected to memory controller 118 and to DMA instruction register 210. The DMA instruction register 210 is connected to DMA program counter 212 by bus 214, to transfer size counter 216 by bus 218 and to timed transfer interval counter 220 by bus 222. The DMA instruction register 210 is also connected to DMA I/O and RAM address register 224 by line 226. The DMA I/O and RAM address register 224 is connected to the memory controller 118 by memory cycle request line 228 and bus 230. The DMA program counter 212 is connected to the internal address bus 136 by bus 232. The transfer size counter 216 is connected to a DMA instruction done decrementer 234 by lines 236 and 238. The decrementer 234 receives a control 15 input on memory cycle acknowledge line 240. When transfer size counter 216 has completed its count, it provides a control signal to DMA program counter 212 on line 242. Timed transfer interval counter 220 is connected to decrementer 244 by lines 246 and 248. The decrementer 244 receives a control input from a microprocessor system clock on line 250.

The DMA CPU 72 controls itself and has the ability to fetch and execute instructions. It operates as a co-processor to the main CPU 70 (FIG. 2) for time specific processing.

FIG. 6 shows how the microprocessor 50 is connected to an electrically programmable read only memory (EPROM) 260 by reconfiguring the data lines 52 so that some of the data lines 52 are input lines and some of them are output lines. Data lines 52 D0-D7 provide data to and from corresponding data terminals $2\hat{62}$ of the EPROM 260. Data lines 52 D9–D18 provide addresses to address terminals 264 of the EPROM 260. Data lines 52 D19-D31 provide inputs from the microprocessor 50 to memory and I/O decode logic 266. RAS 0/1 control line 268 provides a control signal for determining whether the memory and I/O decode logic provides a DRAM RAS output on line 270 or a column enable output for the EPROM 260 on line 272. Column address strobe terminal 60 of the microprocessor 50 provides an output enable signal on line 274 to the corresponding terminal 276 of the EPROM 260.

FIGS. 7 and 8 show the front and back of a one card data processing system 280 incorporating the microprocessor 50, MSM514258-10 type DRAMs 150 totalling 2 megabytes, a Motorola 50 MegaHertz crystal oscillator clock 282, I/O circuits 284 and a 27256 type EPROM 260. The I/O circuits 284 include a 74HC04 type high speed hex inverter circuit 286, an IDT39C828 type 10-bit inverting buffer circuit 288, an IDT39C822 type 10-bit inverting register circuit 290, and two IDT39C823 type 9-bit non-inverting register circuits 292. The card 280 is completed with a MAX12V type DC-DC converter circuit 294, 34-pin dual AMP type headers 296, a coaxial female power connector 298, and a 3-pin AMP right angle header 300. The card 280 is a low cost, imbeddable product that can be incorporated in larger systems or used as an internal development tool.

The microprocessor 50 is a very high performance (50 MHz) RISC influenced 32-bit CPU designed to work closely with dynamic RAM. Clock for clock, the microprocessor 50 approaches the theoretical performance limits possible with a single CPU configuration. Eventually, the microprocessor 50 and any other processor is limited by the bus bandwidth and the number of bus paths. The critical conduit is between the CPU and memory.

One solution to the bus bandwidth/bus path problem is to integrate a CPU directly onto the memory chips, giving every memory a direct bus the CPU. FIG. 9 shows another microprocessor 310 that is provided integrally with 1 mega5,809,336

bit of DRAM 311 in a single integrated circuit 312. Until the present invention, this solution has not been practical, because most high performance CPUs require from 500,000 to 1,000,000 transistors and enormous die sizes just by themselves. The microprocessor 310 is equivalent to the microprocessor 50 in FIGS. 1–8. The microprocessors 50and 310 are the most transistor efficient high performance CPUs in existence, requiring fewer than 50,000 transistors for dual processors 70 and 72 (FIG. 2) or 314 and 316 (less memory). The very high speed of the microprocessors 50 10 and 310 is to a certain extent a function of the small number of active devices. In essence, the less silicon gets in the way, the faster the electrons can get where they are going.

The microprocessor 310 is therefore the only CPU suitable for integration on the memory chip die 312. Some 15 simple modifications to the basic microprocessor 50 to take advantage of the proximity to the DRAM array 311 can also increase the microprocessor 50 clock speed by 50 percent, and probably more.

The microprocessor **310** core on board the DRAM die **312** 20 provides most of the speed and functionality required for a large group of applications from automotive to peripheral control. However, the integrated CPU 310/DRAM 311 concept has the potential to redefine significantly the way multiprocessor solutions can solve a spectrum of very com- 25 pute intensive problems. The CPU 310/DRAM 311 combination eliminates the Von Neumann bottleneck by distributing it across numerous CPU/DRAM chips 312. The microprocessor 310 is a particularly good core for multiprocessing, since it was designed with the SDI target- 30 ing array in mind, and provisions were made for efficient interprocessor communications.

Traditional multiprocessor implementations have been very expensive in addition to being unable to exploit fully the available CPU horsepower. Multiprocessor systems have 35 typically been built up from numerous board level or box level computers. The result is usually an immense amount of hardware with corresponding wiring, power consumption and communications problems. By the time the systems are interconnected, as much as 50 percent of the bus speed has 40 been utilized just getting through the interfaces.

In addition, multiprocessor system software has been scarce. A multiprocessor system can easily be crippled by an inadequate load-sharing algorithm in the system software, which allows one CPU to do a great deal of work and the 45 others to be idle. Great strides have been made recently in systems software, and even UNIX V.4 may be enhanced to support multiprocessing. Several commercial products from such manufacturers as DUAL Systems and UNISOFT do a credible job on 68030 type microprocessor systems now. 50

The microprocessor 310 architecture eliminates most of the interface friction, since up to 64 CPU 310/RAM 311 processors should be able to intercommunicate without buffers or latches. Each chip 312 has about 40 MIPS raw speed, because placing the DRAM 311 next to the CPU 310 55 allows the microprocessor 310 instruction cycle to be cut in half, compared to the microprocessor 50. A 64 chip array of these chips 312 is more powerful than any other existing computer. Such an array fits on a 3×5 card, cost less than a FAX machine, and draw about the same power as a small 60 INTERVAL COUNTER 12 BITS television.

Dramatic changes in price/performance always reshape existing applications and almost always create new ones. The introduction of microprocessors in the mid 1970s created video games, personal computers, automotive 65 computers, electronically controlled appliances, and low cost computer peripherals.

10

The integrated circuit 312 will find applications in all of the above areas, plus create some new ones. A common generic parallel processing algorithm handles convolution/ Fast Fourier Transform (FFT)/pattern recognition. Interesting product possibilities using the integrated circuit 312 include high speed reading machines, real-time speech recognition, spoken language translation, real-time robot vision, a product to identify people by their faces, and an automotive or aviation collision avoidance system.

A real time processor for enhancing high density television (HDTV) images, or compressing the HDTV information into a smaller bandwidth, would be very. feasible. The load sharing in HDTV could be very straightforward. Splitting up the task according to color and frame would require 6, 9 or 12 processors. Practical implementation might require 4 meg RAMs integrated with the microprocessor 310.

The microprocessor **310** has the following specifications: CONTROL LINES

4-POWER/GROUND

1-CLOCK

32-DATA I/O

4-SYSTEM CONTROL

- EXTERNAL MEMORY FETCH
- EXTERNAL MEMORY FETCH AUTOINCREMENT X EXTERNAL MEMORY FETCH AUTOINCREMENT Y EXTERNAL MEMORY WRITE
- EXTERNAL MEMORY WRITE AUTOINCREMENT X EXTERNAL MEMORY WRITE AUTOINCREMENT Y EXTERNAL PROM FETCH

LOAD ALL X REGISTERS

- LOAD ALL Y REGISTERS
- LOAD ALL PC REGISTERS
- EXCHANGE X AND Y
- INSTRUCTION FETCH
- ADD TO PC ADD TO X
- WRITE MAPPING REGISTER
- **READ MAPPING REGISTER** REGISTER CONFIGURATION
- MICROPROCESSOR 310 CPU 316 CORE COLUMN LATCH1 (1024 BITS) 32×32 MUX
- STACK POINTER (16 BITS)
- COLUMN LATCH2 (1024 BITS) 32×32 MUX
- **RSTACK POINTER (16 BITS)**
- PROGRAM COUNTER 32 BITS
- X0 REGISTER 32 BITS (ACTIVATED ONLY FOR **ON-CHIP ACCESSES)**
- YO REGISTER 32 BITS (ACTIVATED ONLY FOR **ON-CHIP ACCESSES)**
- LOOP COUNTER 32 BITS
- DMA CPU 314 CORE

Appx42

- DMA PROGRAM COUNTER 24 BITS
- **INSTRUCTION REGISTER 32 BITS**
- I/O & RAM ADDRESS REGISTER 32 BITS
- TRANSFER SIZE COUNTER 12 BITS

To offer memory expansion for the basic chip 312, an intelligent DRAM can be produced. This chip will be optimized for high speed operation with the integrated circuit 312 by having three on-chip address registers: Program Counter, X Register and Y register. As a result, to access the intelligent DRAM, no address is required, and a total access cycle could be as short as 10 nsec. Each 11

expansion DRAM would maintain its own copy of the three registers and would be identified by a code specifying its memory address. Incrementing and adding to the three registers will actually take place on the memory chips. A maximum of 64 intelligent DRAM peripherals would allow 5 a large system to be created without sacrificing speed by introducing multiplexers or buffers.

There are certain differences between the microprocessor 310 and the microprocessor 50 that arise from providing the microprocessor 310 on the same die 312 with the DRAM 10 311. Integrating the DRAM 311 allows architectural changes in the microprocessor 310 logic to take advantage of existing on-chip DRAM 311 circuitry. Row and column design is inherent in memory architecture. The DRAMs 311 access random bits in a memory array by first selecting a row of 15 1024 bits, storing them into a column latch, and then selecting one of the bits as the data to be read or written.

The time required to access the data is split between the row access and the column access. Selecting data already stored in a column latch is faster than selecting a random bit 20 by at least a factor of six. The microprocessor **310** takes advantage of this high speed by creating a number of column latches and using them as caches and shift registers. Selecting a new row of information may be thought of as performing a 1024-bit read or write with the resulting immense 25 bus bandwidth.

1. The microprocessor 50 treats its 32-bit instruction register 108 (see FIGS. 2 and 4) as a cache for four 8-bit instructions. Since the DRAM 311 maintains a 1024-bit latch for the column bits, the microprocessor 310 treats the 30 column latch as a cache for 128 8-bit instructions. Therefore, the next instruction will almost always be already present in the cache. Long loops within the cache are also possible and more useful than the 4 instruction loops in the microprocessor 50.

2. The microprocessor **50** uses two 16×32 -bit deep register arrays **74** and **134** (FIG. **2**) for the parameter stack and the return stack. The microprocessor **310** creates two other 1024-bit column latches to provide the equivalent of two 32×32 -bit arrays, which can be accessed twice as fast as a 40 register array.

3. The microprocessor 50 has a DMA capability which can be used for I/O to a video shift register. The microprocessor 310 uses yet another 1024-bit column latch as a long video shift register to drive a CRT display directly. For color 45 displays, three on-chip shift registers could also be used. These shift registers can transfer pixels at a maximum of 100 MHz.

4. The microprocessor **50** accesses memory via an external 32-bit bus. Most of the memory **311** for the micropro-50 cessor **310** is on the same die **312**. External access to more memory is made using an 8-bit bus. The result is a smaller die, smaller package and lower power consumption than the microprocessor **50**.

5. The microprocessor **50** consumes about a third of its 55 operating power charging and discharging the I/O pins and associated capacitances. The DRAMs **150** (FIG. **8**) connected to the microprocessor **50** dissipate most of their power in the I/O drivers. A microprocessor **310** system will consume about one-tenth the power of a microprocessor **50** 60 system, since having the DRAM **311** next to the processor **310** eliminates most of the external capacitances to be charged and discharged.

6. Multiprocessing means splitting a computing task between numerous processors in order to speed up the solution. The popularity of multiprocessing is limited by the expense of current individual processors as well as the limited interprocessor communications ability. The microprocessor **310** is an excellent multiprocessor candidate, since the chip **312** is a monolithic computer complete with memory, rendering it low-cost and physically compact.

The shift registers implemented with the microprocessor **310** to perform video output can also be configured as interprocessor communication links. The INMOS transputer attempted a similar strategy, but at much lower speed and without the performance benefits inherent in the microprocessor **310** column latch architecture. Serial I/O is a prerequisite for many multiprocessor topologies because of the many neighbor processors which communicate. A cube has 6 neighbors. Each neighbor communicates using these lines:

DATA IN CLOCK IN READY FOR DATA DATA OUT DATA READY? CLOCK OUT

A special start up sequence is used to initialize the on-chip DRAM **311** in each of the processors.

The microprocessor **310** column latch architecture allows neighbor processors to deliver information directly to internal registers or even instruction caches of other chips **312**. This technique is not used with existing processors, because it only improves performance in a tightly coupled DRAM system.

7. The microprocessor **50** architecture offers two types of looping structures: LOOP-IF-DONE and MICRO-LOOP. The former takes an 8-bit to 24-bit operand to describe the entry point to the loop address. The latter performs a loop entirely within the 4 instruction queue and the loop entry point is implied as the first instruction in the queue. Loops entirely within the queue run without external instruction fetches and execute up to three times as fast as the long loop construct. The microprocessor **310** microloop functions in the same fashion as the microprocessor **50** operation, except the queue is 1024-bits or 128 8-bit instructions long. The microprocessor **310** microloop can therefore contain jumps, branches, calls and immediate operations not possible in the 4 8-bit instruction microprocessor **50** queue.

Microloops in the microprocessor 50 can only perform simple block move and compare functions. The larger microprocessor 310 queue allows entire digital signal processing or floating point algorithms to loop at high speed in the queue.

The microprocessor $\mathbf{50}$ offers four instructions to redirect execution:

CALL BRANCH BRANCH-IF-ZERO LOOP-IF-NOT-DONE

These instructions take a variable length address operand 8, 16 or 24 bits long. The microprocessor **50** next address logic treats the three operands similarly by adding or subtracting them to the current program counter. For the microprocessor **310**, the 16 and 24-bit operands function in the same manner as the 16 and 24-bit operands in the microprocessor **50**. The 8-bit class operands are reserved to operate entirely within the instruction queue. Next address decisions can therefore be made quickly, because only 10 bits of addresses are affected, rather than 32. There is no carry or borrow generated past the 10 bits.

8. The microprocessor **310** CPU **316** resides on an already crowded DRAM die **312**. To keep chip size as small as

5,809,336

5

possible, the DMA processor 72 of the microprocessor 50 has been replaced with a more traditional DMA controller 314. DMA is used with the microprocessor 310 to perform the following functions:

Video output to a CRT

Multiprocessor serial communications

8-bit parallel I/O

The DMA controller **314** can maintain both serial and parallel transfers simultaneously. The following DMA sources and destinations are supported by the microproces- ¹⁰ sor **310**:

DESCRIPTION	I/O	LINES	
 Video shift register Multiprocessor serial 8-bit parallel 	OUTPUT BOTH BOTH	1 to 3 6 lines/channel 8 data, 4 control	15

The three sources use separate 1024-bit buffers and separate I/O pins. Therefore, all three may be active simultaneously without interference.

The microprocessor **310** can be implemented with either a single multiprocessor serial buffer or separate receive and sending buffers for each channel, allowing simultaneous bidirectional communications with six neighbors simulta-²⁵ neously.

FIGS. **10** and **11** provide details of the PROM DMA used in the microprocessor **50**. The microprocessor **50** executes faster than all but the fastest PROMs. PROMS are used in a microprocessor **50** system to store program segments and perhaps entire programs. The microprocessor **50** provides a feature on power-up to allow programs to be loaded from low-cost, slow speed PROMs into high speed DRAM for execution. The logic which performs this function is part of the DMA memory controller **118**. The operation is similar to DMA, but not identical, since four 8-bit bytes must be assembled on the microprocessor **50** chip, then written to the DRAM **150**.

The microprocessor **50** directly interfaces to DRAM **150** over a triple multiplexed data and address bus **350**, which carries RAS addresses, CAS addresses and data. The EPROM **260**, on the other hand, is read with nonmultiplexed busses. The microprocessor **50** therefore has a special mode which unmultiplexes the data and address lines to read 8 bits of EPROM data. Four 8-bit bytes are read in this fashion. The multiplexed bus **350** is turned back on, and the data is written to the DRAM **150**.

When the microprocessor **50** detects a RESET condition, the processor stops the main CPU **70** and forces a mode **0** (PROM LOAD) instruction into the DMA CPU **72** instruction register. The DMA instruction directs the memory controller to read the EPROM **260** data at 8 times the normal access time for memory. Assuming a 50 MHz microprocessor **50**, this means an access time of 320 nsec. The instruction also indicates:

The selection address of the EPROM **260** to be loaded, The number of 32-bit words to transfer,

The DRAM 150 address to transfer into.

The sequence of activities to transfer one 32-bit word $_{60}$ from EPROM 260 to DRAM 150 are:

- 1. RAS goes low at **352**, latching the EPROM **260** select information from the high order address bits. The EPROM **260** is selected.
- 2. Twelve address bits (consisting of what is normally 65 DRAM CAS addresses plus two byte select bits are placed on the bus **350** going to the EPROM **260** address

14

pins. These signals will remain on the lines until the data from the EPROM **260** has been read into the microprocessor **50**. For the first byte, the byte select bits will be binary 00.

- 3. CAS goes low at **354**, enabling the EPROM **260** data onto the lower 8 bits of the external address/data bus **350**. NOTE: It is important to recognize that, during this part of the cycle, the lower 8 bits of the external data/address bus are functioning as inputs, but the rest of the bus is still acting as outputs.
- 4. The microprocessor **50** latches these eight least significant bits internally and shifts them 8 bits left to shift them to the next significant byte position.
- 5. Steps 2, 3 and 4 are repeated with byte address 01.
- 6. Steps 2, 3 and 4 are repeated with byte address 10.
- 7. Steps 2, 3 and 4 are repeated with byte address 11.
- 8. CAS goes high at **356**, taking the EPROM **260** off the data bus.
- 9. RAS goes high at **358**, indicating the end of the EPROM **260** access.
- 10. RAS goes low at **360**, latching the DRAM select information from the high order address bits. At the same time, the RAS address bits are latched into the DRAM **150**. The DRAM **150** is selected.
- 11. CAS goes low at **362**, latching the DRAM **150** CAS addresses.
- 12. The microprocessor **50** places the previously latched EPROM **260** 32-bit data onto the external address/data bus **350**. W goes low at **364**, writing the 32 bits into the DRAM **150**.
- 13. W goes high at **366**. CAS goes high at **368**. The process continues with the next word.

FIG. 12 shows details of the microprocessor 50 memory controller 118. In operation, bus requests stay present until they are serviced. CPU 70 requests are prioritized at 370 in the order of: 1, Parameter Stack; 2, Return Stack; 3, Data Fetch; 4, Instruction Fetch. The resulting CPU request signal and a DMA request signal are supplied as bus requests to bus control 372, which provides a bus grant signal at 374. Internal address bus 136 and a DMA counter 376 provide inputs to a multiplexer 378. Either a row address or a column address are provided as an output to multiplexed address bus 380 as an output from the multiplexer 378. The multiplexed address bus 380 and the internal data bus 90 provide address and data inputs, respectively, to multiplexer 382. Shift register 384 supplies row address strobe (RAS) 1 and 2 control signals to multiplexer 386 and column address strobe (CAS) 1 and 2 control signals to multiplexer 388 on lines 390 and 392. The shift register 384 also supplies output enable (OE) and write (W) signals on lines 394 and 396 and a control signal on line 398 to multiplexer 382. The shift register 384 receives a RUN signal on line 400 to generate a memory cycle and supplies a MEMORY READY signal on line 402 when an access is complete.

STACK/REGISTER ARCHITECTURE

Most microprocessors use on-chip registers for temporary storage of variables. The on-chip registers access data faster than off-chip RAM. A few microprocessors use an on-chip push down stack for temporary storage.

A stack has the advantage of faster operation compared to on-chip registers by avoiding the necessity to select source and destination registers. (A math or logic operation always uses the top two stack items as source and the top of stack as destination.) The stack's disadvantage is that it makes some operations clumsy. Some compiler activities in particular require on-chip registers for efficiency.

As shown in FIG. 13, the microprocessor 50 provides both on-chip registers 134 and a stack 74 and reaps the benefits of both.

15

BENEFITS:

- 1. Stack math and logic is twice as fast as those available 5 on an equivalent register only machine. Most programmers and optimizing compilers can take advantage of this feature.
- 2. Sixteen registers are available for on-chip storage of local variables which can transfer to the stack for computation. The accessing of variables is three to four times as fast as available on a strictly stack machine.

The combined stack 74/register 134 architecture has not been used previously due to inadequate understanding by transfer versus math/logic instructions.

ADAPTIVE MEMORY CONTROLLER

A microprocessor must be designed to work with small or large memory configurations. As more memory loads are 20 added to the data, address, and control lines, the switching speed of the signals slows down. The microprocessor 50 multiplexes the address/data bus three ways, so timing between the phases is critical. A traditional approach to the problem allocates a wide margin of time between bus phases 25 so that systems will work with small or large numbers of memory chips connected. A speed compromise of as much as 50% is required.

As shown in FIG. 14, the microprocessor 50 uses a feedback technique to allow the processor to adjust memory bus timing to be fast with small loads and slower with large ones. The OUTPUT ENABLE (OE) line 152 from the microprocessor 50 is connected to all memories 150 on the circuit board. The loading on the output enable line 152 to the microprocessor 50 is directly related to the number of 35 memories 150 connected. By monitoring how rapidly OE 152 goes high after a read, the microprocessor 50 is able to determine when the data hold time has been satisfied and place the next address on the bus.

The level of the OE line 152 is monitored by CMOS input 40 buffer 410 which generates an internal READY signal on line 412 to the microprocessor's memory controller. Curves 414 and 416 of the FIG. 15 graph show the difference in rise time likely to be encountered from a lightly to heavily loaded memory system. When the OE line 152 has reached a predetermined level to generate the READY signal, driver 418 generates an OUTPUT ENABLE signal on OE line 152. SKIP WITHIN THE INSTRUCTION CACHE

The microprocessor 50 fetches four 8-bit instructions each memory cycle and stores them in a 32-bit instruction register 50 108, as shown in FIG. 16. A class of "test and skip" instructions can very rapidly execute a very fast jump operation within the four instruction cache.

SKIP CONDITIONS: Always ACC non-zero ACC negative Carry flag equal logic one Never ACC equal zero ACC positive Carry flag equal logic zero

The SKIP instruction can be located in any of the four byte positions 420 in the 32-bit instruction register 108. If 65 the test is successful, SKIP will jump over the remaining one, two, or three 8-bit instructions in the instruction register

108 and cause the next four-instruction group to be loaded into the register 108. As shown, the SKIP operation is implemented by resetting the 2-bit microinstruction counter 180 to zero on line 422 and simultaneously latching the next instruction group into the register 108. Any instructions following the SKIP in the instruction register are overwritten by the new instructions and not executed.

The advantage of SKIP is that optimizing compilers and smart programmers can often use it in place of the longer 10 conditional JUMP instruction. SKIP also makes possible microloops which exit when the loop counts down or when the SKIP jumps to the next instruction group. The result in very fast code.

Other machines (such as the PDP-8 and Data General computer designers of optimizing compilers and the mix of 15 NOVA) provide the ability to skip a single instruction. The microprocessor 50 provides the ability to skip up to three instructions

MICROLOOP IN THE INSTRUCTION CACHE

The microprocessor 50 provides the MICROLOOP instruction to execute repetitively from one to three instructions residing in the instruction register 108. The microloop instruction works in conjunction with the LOOP COUNTER 92 (FIG. 2) connected to the internal data bus 90. To execute a microloop, the program stores a count in LOOP COUNTER 92. MICROLOOP may be placed in the first, second, third, or last byte 420 of the instruction register 108. If placed in the first position, execution will just create a delay equal to the number stored in LOOP COUNTER 92 times the machine cycle. If placed in the second, third, or last byte 420, when the microloop instruction is executed, it will test the LOOP COUNT for zero. If zero, execution will continue with the next instruction. If not zero, the LOOP COUNTER 92 is decremented and the 2-bit microinstruction counter is cleared, causing the preceding instructions in the instruction register to be executed again.

Microloop is useful for block move and search operations. By executing a block move completely out of the instruction register 108, the speed of the move is doubled, since all memory cycles are used by the move rather than being shared with instruction fetching. Such a hardware implementation of microloops is much faster than conventional software implementation of a comparable function. OPTIMAL CPU CLOCK SCHEME

The designer of a high speed microprocessor must pro-45 duce a product which operate over wide temperature ranges, wide voltage swings, and wide variations in semiconductor processing. Temperature, voltage, and process all affect transistor propagation delays. Traditional CPU designs are done so that with the worse case of the three parameters, the circuit will function at the rated clock speed. The result are designs that must be clocked a factor of two slower than their maximum theoretical performance, so they will operate properly in worse case conditions.

The microprocessor 50 uses the technique shown in FIGS. 55 17-19 to generate the system clock and its required phases. Clock circuit 430 is the familiar "ring oscillator" used to test process performance. The clock is fabricated on the same silicon chip as the rest of the microprocessor 50.

The ring oscillator frequency is determined by the param-60 eters of temperature, voltage, and process. At room temperature, the frequency will be in the neighborhood of 100 MHZ. At 70 degrees Centigrade, the speed will be 50 MHZ. The ring oscillator 430 is useful as a system clock, with its stages 431 producing phase 0-phase 3 outputs 433 shown in FIG. 19, because its performance tracks the parameters which similarly affect all other transistors on the same silicon die. By deriving system timing from the ring

16

oscillator 430, CPU 70 will always execute at the maximum frequency possible, but never too fast. For example, if the processing of a particular die is not good resulting in slow transistors, the latches and gates on the microprocessor 50 will operate slower than normal. Since the microprocessor 50 ring oscillator clock 430 is made from the same transistors on the same die as the latches and gates, it too will operate slower (oscillating at a lower frequency), providing compensation which allows the rest of the chip's logic to operate properly.

ASYNCHRONOUS/SYNCHRONOUS CPU

Most microprocessors derive all system timing from a single clock. The disadvantage is that different parts of the system can slow all operations. The microprocessor 50 provides a dual-clock scheme as shown in FIG. 17, with the 15 CPU 70 operating a synchronously to I/O interface 432 forming part of memory controller 118 (FIG. 2) and the I/O interface 432 operating synchronously with the external world of memory and I/O devices. The CPU 70 executes at the fastest speed possible using the adaptive ring counter 20 clock 430. Speed may vary by a factor of four depending upon temperature, voltage, and process. The external world must be synchronized to the microprocessor 50 for operations such as video display updating and disc drive reading and writing. This synchronization is performed by the I/O 25 interface 432, speed of which is controlled by a conventional crystal clock 434. The interface 432 processes requests for memory accesses from the microprocessor 50 and acknowledges the presence of I/O data. The microprocessor 50 fetches up to four instructions in a single memory cycle and can perform much useful work before requiring another memory access. By decoupling the variable speed of the CPU 70 from the fixed speed of the I/O interface 432, optimum performance can be achieved by each. Recoupling between the CPU 70 and the interface 432 is accomplished 35 with handshake signals on lines 436, with data/addresses passing on bus 90, 136.

ASYNCHRONOUS/SYNCHRONOUS CPU IMBEDDED ON A DRAM CHIP

System performance is enhanced even more when the 40 DRAM 311 and CPU 314 (FIG. 9) are located on the same die. The proximity of the transistors means that DRAM 311 and CPU 314 parameters will closely follow each other. At room temperature, not only would the CPU 314 execute at 100 MHZ, but the DRAM 311 would access fast enough to 45 keep up. The synchronization performed by the I/O interface 432 would be for DMA and reading and writing I/O ports. In some systems (such as calculators) no I/O synchronization at all would be required, and the I/O clock would be tied to the ring counter clock.

VARIABLE WIDTH OPERANDS

Many microprocessors provide variable width operands. The microprocessor 50 handles operands of 8, 16, or 24 bits using the same op-code. FIG. 20 shows the 32-bit instruction register 108 and the 2-bit microinstruction register 180 55 which selects the 8-bit instruction. Two classes of microprocessor 50 instructions can be greater than 8-bits, JUMP class and IMMEDIATE. A JUMP or IMMEDIATE op-code is 8-bits, but the operand can be 8, 16, or 24 bits long. This magic is possible because operands must be right justified in 60 the instruction register. This means that the least significant bit of the operand is always located in the least significant bit of the instruction register. The microinstruction counter 180 selects which 8-bit instruction to execute. If a JUMP or IMMEDIATE instruction is decoded, the state of the 2-bit microinstruction counter selects the required 8, 16, or 24 bit operand onto the address or data bus. The unselected 8-bit

Appx46

bytes are loaded with zeros by operation of decoder 440 and gates 442. The advantage of this technique is the saving of a number of op-codes required to specify the different operand sizes in other microprocessors.

TRIPLE STACK CACHE

Computer performance is directly related to the system memory bandwidth. The faster the memories, the faster the computer. Fast memories are expensive, so techniques have been developed to move a small amount of high-speed 10 memory around to the memory addresses where it is needed. A large amount of slow memory is constantly updated by the fast memory, giving the appearance of a large fast memory array. A common implementation of the technique is known as a high-speed memory cache. The cache may be thought of as fast acting shock absorber smoothing out the bumps in memory access. When more memory is required than the shock can absorb, it bottoms out and slow speed memory is accessed. Most memory operations can be handled by the shock absorber itself.

The microprocessor 50 architecture has the ALU 80 (FIG. 2) directly coupled to the top two stack locations 76 and 78. The access time of the stack 74 therefore directly affects the execution speed of the processor. The microprocessor 50 stack architecture is particularly suitable to a triple cache technique, shown in FIG. 21 which offers the appearance of a large stack memory operating at the speed of on-chip latches 450. Latches 450 are the fastest form of memory device built on the chip, delivering data in as little as 3 nsec. However latches 450 require large numbers of transistors to construct. On-chip RAM 452 requires fewer transistors than latches, but is slower by a factor of five (15 nsec access). Off-chip RAM 150 is the slowest storage of all. The microprocessor 50 organizes the stack memory hierarchy as three interconnected stacks 450, 452 and 454. The latch stack 450 is the fastest and most frequently used. The on-chip RAM stack 452 is next. The off-chip RAM stack 454 is slowest. The stack modulation determines the effective access time of the stack. If a group of stack operations never push or pull more than four consecutive items on the stack, operations will be entirely performed in the 3 nsec latch stack. When the four latches 456 are filled, the data in the bottom of the latch stack 450 is written to the top of the on-chip RAM stack 452. When the sixteen locations 458 in the on-chip RAM stack 452 are filled, the data in the bottom of the on-chip RAM stack 452 is written to the top of the off-chip RAM stack 454. When popping data off a full stack 450, four pops will be performed before stack empty line 460 from the latch stack pointer 462 transfers data from the on-chip RAM stack 452. By waiting for the latch stack 450 to empty before 50 performing the slower on-chip RAM access, the high effective speed of the latches 456 are made available to the processor. The same approach is employed with the on-chip RAM stack 452 and the off-chip RAM stack 454.

POLYNOMIAL GENERATION INSTRUCTION

Polynomials are useful for error correction, encryption, data compression, and fractal generation. A polynomial is generated by a sequence of shift and exclusive OR operations. Special chips are provided for this purpose in the prior art.

The microprocessor 50 is able to generate polynomials at high speed without external hardware by slightly modifying how the ALU 80 works. As shown in FIG. 21, a polynomial is generated by loading the "order" (also known as the feedback terms) into C Register 470. The value thirty one (resulting in 32 iterations) is loaded into DOWN COUNTER 472. A register 474 is loaded with zero. B register 476 is loaded with the starting polynomial value. When the POLY

instruction executes, C register 470 is exclusively ORed with A register 474 if the least significant bit of B register 476 is a one. Otherwise, the contents of the A register 474 passes through the ALU 80 unaltered. The combination of A and B is then shifted right (divided by 2) with shifters 478 and 480. The operation automatically repeats the specified number of iterations, and the resulting polynomial is left in A register 474.

FAST MULTIPLY

Most microprocessors offer a 16×16 or 32×32 bit multiply 10 instruction. Multiply when performed sequentially takes one shift/add per bit, or 32 cycles for 32 bit data. The microprocessor 50 provides a high speed multiply which allows multiplication by small numbers using only a small number of cycles. FIG. 23 shows the logic used to implement the 15 high speed algorithm. To perform a multiply, the size of the multiplier less one is placed in the DOWN COUNTER 472. For a four bit multiplier, the number three would be stored in the DOWN COUNTER 472. Zero is loaded into the A register 474. The multiplier is written bit reversed into the B 20 Register 476. For example, a bit reversed five (binary 0101) would be written into B as 1010. The multiplicand is written into the C register 470. Executing the FAST MULT instruction will leave the result in the A Register 474, when the count has been completed. The fast multiply instruction is 25 important because many applications scale one number by a much smaller number. The difference in speed between multiplying a 32×32 bit and a 32×4 bit is a factor of 8. If the least significant bit of the multiplier is a "ONE", the contents of the A register 474 and the C register 470 are added. If the 30 least significant bit of the multiplier is a "ZERO", the contents of the A register are passed through the ALU 80 unaltered. The output of the ALU 80 is shifted left by shifter **482** in each iteration. The contents of the B register **476** are shifted right by the shifter 480 in each iteration. 35 INSTRUCTION EXECUTION PHILOSOPHY

The microprocessor 50 uses high speed D latches in most of the speed critical areas. Slower on-chip RAM is used as secondary storage.

tion is to create a hierarchy of speed as follows:

Logic and D latch transfers	1 cycle	20 nsec	4
Math	2 cycles	40 nsec	
Fetch/store on-chip RAM	2 cycles	40 nsec	
Fetch/store in current RAS page	4 cycles	80 nsec	
Fetch/store in current RAS page Fetch/store with RAS cycle	4 cycles 11 cycles	220 nsec	

With a 50 MHZ clock, many operations can be performed in 20 nsec. and almost everything else in 40 nsec.

To maximize speed, certain techniques in processor design have been used. They include:

Eliminating arithmetic operations on addresses,

Fetching up to four instructions per memory cycle,

Pipelineless instruction decoding

Generating results before they are needed,

Use of three level stack caching.

PIPELINE PHILOSOPHY

Computer instructions are usually broken down into 60 sequential pieces, for example: fetch, decode, register read, execute, and store. Each piece will require a single machine cycle. In most Reduced Instruction Set Computer (RISC) chips, instruction require from three to six cycles.

RISC instructions are very parallel. For example, each of 65 70 different instructions in the SPARC (SUN Computer's RISC chip) has five cycles. Using a technique called

"pipelining", the different phases of consecutive instructions can be overlapped.

To understand pipelining, think of building five residential homes. Each home will require in sequence, a foundation, framing, plumbing and wiring, roofing, and interior finish. Assume that each activity takes one week. To build one house will take five weeks.

But what if you want to build an entire subdivision? You have only one of each work crew, but when the foundation men finish on the first house, you immediately start them on the second one, and so on. At the end of five weeks, the first home is complete, but you also have five foundations. If you have kept the framing, plumbing, roofing, and interior guys all busy, from five weeks on, a new house will be completed each week.

This is the way a RISC chip like SPARC appears to execute an instruction in a single machine cycle. In reality, a RISC chip is executing one fifth of five instructions each machine cycle. And if five instructions stay in sequence, an instruction will be completed each machine cycle.

The problems with a pipeline are keeping the pipe full with instructions. Each time an out of sequence instruction such as a BRANCH or CALL occurs, the pipe must be refilled with the next sequence. The resulting dead time to refill the pipeline can become substantial when many IF/THEN/ELSE statements or subroutines are encountered. THE PIPELINE APPROACH

The microprocessor 50 has no pipeline as such. The approach of this microprocessor to speed is to overlap instruction fetching with execution of the previously fetched instruction(s). Beyond that, over half the instructions (the most common ones) execute entirely in a single machine cycle of 20 nsec. This is possible because:

1. Instruction decoding resolves in 2.5 nsec.

- 2. Incremented/decremented and some math values are calculated before they are needed, requiring only a latching signal to execute.
- 3. Slower memory is hidden from high speed operations by high-speed D latches which access in 4 nsec.

The microprocessor 50 philosophy of instruction execu- 40 The disadvantage for this microprocessor is a more complex chip design process. The advantage for the chip user is faster ultimate throughput since pipeline stalls cannot exist. Pipeline synchronization with availability flag bits and other such pipeline handling is not required by this microproces-45 sor.

For example, in some RISC machines an instruction which tests a status flag may have to wait for up to four cycles for the flag set by the previous instruction to be available to be tested. Hardware and software debugging is also somewhat easier because the user doesn't have to visualize five instructions simultaneously in the pipe.

OVERLAPPING INSTRUCTION FETCH/EXECUTE

The slowest procedure the microprocessor 50 performs is to access memory. Memory is accessed when data is read or written. Memory is also read when instructions are fetched. The microprocessor 50 is able to hide fetch of the next instruction behind the execution of the previously fetched instruction(s). The microprocessor 50 fetches instructions in 4-byte instruction groups. An instruction group may contain from one to four instructions. The amount of time required to execute the instruction group ranges from 4 cycles for simple instructions to 64 cycles for a multiply.

When a new instruction group is fetched, the microprocessor instruction decoder looks at the most significant bit of all four of the bytes. The most significant bit of an instruction determines if a memory access is required. For example, CALL, FETCH, and STORE all require a memory access to

Appx47

50

5

20

25

40

Appx48

execute. If all four bytes have nonzero most significant bits, the microprocessor initiates the memory fetch of the next sequential 4-byte instruction group. When the last instruction in the group finishes executing, the next 4-byte instruction group is ready and waiting on the data bus needing only to be latched into the instruction register. If the 4-byte instruction group required four or more cycles to execute and the next sequential access was a column address strobe (CAS) cycle, the instruction fetch was completely overlapped with execution.

INTERNAL ARCHITECTURE

The microprocessor **50** architecture consists of the following:

PARAMETER STACK	<> Y REGISTER	
FARAMETER STACK	ALU* RETURN STACK	
	<>	
<> BITS>	<> BITS>	
16 DEEP	16 DEEP	
Used for math and logic.	Used for subroutine	
	and interrupt return	
	addresses as well as local variables.	
Push down stack.	Push down stack.	
Can overflow into	Can overflow into	
off-chip RAM.	off-chip RAM.	
on one runn	Can also be accessed	
	relative to top of	
	stack.	
LOOP COUNTER	(32-bits, can decrement by 1)	
	Used by class of test and loop	
	instructions.	
X REGISTER	(32-bits, can increment or decrement by	
	4). Used to point to RAM locations.	
PROGRAM COUNTER	(32-bits, increments by 4). Points to	
INSTRUCTION REG	4-byte instruction groups in RAM.	
INSTRUCTION REG	(32-Bits). Holds 4-byte instruction groups while they are being decoded	
	and executed.	
MODE - A register with		
MODE-BITS:		
- Slow down memor	y accesses by 8 if "1". Run full	
speed if "0". (Provided for	or access to slow EPROM.)	
	clock by 1023 if "1" to reduce	
	n. Run full speed if "0". (On-chip	
	vn if this bit is set.)	
- Enable external		
 Enable external Enable external 		
- Enable external		
ON-CHIP MEMORY LO		
MODE-BITS		
DMA-POINT		
DMA-COUN		
STACK-POI		
STACK-DEP	1 1	ick
RSTACK-PO RSTACK-DE		
K3IACK-DE	- Depth of on-chip Return Stack	

*Math and logic operations use the TOP item and NEXT to top Parameter Stack items as the operands. The result is pushed onto the Parameter Stack. *Return addresses from subroutines are placed on the Return Stack. The Y 55 REGISTER is used as a pointer to RAM locations. Since the Y REGISTER is the top item of the Return Stack, nesting of indices is straightforward.

ADDRESSING MODE HIGH POINTS

The data bus is 32-bits wide. All memory fetches and stores are 32-bits. Memory bus addresses are 30 bits. The 60 least significant 2 bits are used to select one-of-four bytes in some addressing modes. The Program Counter, X Register, and Y Register are implemented as D latches with their outputs going to the memory address bus and the bus incrementer/decrementer. Incrementing one of these regis-65 ters can happen quickly, because the incremented value has already rippled through the inc/dec logic and need only be 22

clocked into the latch. Branches and Calls are made to 32-bit word boundaries.

INSTRUCTION SET

32-BIT INSTRUCTION FORMAT

The thirty two bit instructions are CALL, BRANCH, BRANCH-IF-ZERO, and LOOP-IF-NOT-DONE. These instructions require the calculation of an effective address. In many computers, the effective address is calculated by adding or subtracting an operand with the current Program Counter. This math operation requires from four to seven machine cycles to perform and can definitely bog down machine execution. The microprocessor's strategy is to perform the required math operation at assembly or linking time and do a much simpler "Increment to next page" or "Decrement to previous page" operation at run time. As a

result, the microprocessor branches execute in a single cycle.

24-BIT OPERAND FORM:

Byte 1	Byte 2	Byte 3	Byte 4
WWWWWW XX -	YYYYYYYY -	YYYYYYYY -	YYYYYYYY

With a 24-bit operand, the current page is considered to be defined by the most significant 6 bits of the Program Counter.

- 16-BIT OPERAND FORM: QQQQQQQ-WWWWWW
 XX-YYYYYYYYYYYYYYYYW With a 16-bit operand, the current page is considered to be defined by the most significant 14 bits of the Program Counter.
- 8-BIT OPERAND FORM: QQQQQQQ-QQQQQQ WWWWWW XX-YYYYYYY With an 8-bit operand, the current page is considered to be defined by the most significant 22 bits of the Program Counter.

35 QQQQQQQ—Any 8-bit instruction.

WWWWWW—Instruction op-code.

XX—Select how the address bits will be used:

00-Make all high-order bits zero. (Page zero addressing)

01—Increment the high-order bits. (Use next page)

- of merement the high order ones. (Ose next page)
- 10—Decrement the high-order bits. (Use previous page)
 11—Leave the high-order bits unchanged. (Use current page)

YYYYYYYY—The address operand field. This field is 5 always shifted left two bits (to generate a word rather than byte address) and loaded into the Program Counter. The microprocessor instruction decoder figures out the width of the operand field by the location of the instruction op-code in the four bytes.

The compiler or assembler will normally use the shortest operand required to reach the desired address so that the leading bytes can be used to hold other instructions. The effective address is calculated by combining:

The current Program Counter,

The 8, 16, or 24 bit address operand in the instruction, Using one of the four allowed addressing modes.

EXAMPLES OF EFFECTIVE ADDRESS CALCULATION

Example 1

 Byte 1
 Byte 2
 Byte 3
 Byte 4

 QQQQQQQQ
 QQQQQQQQ
 00000011
 10011000

The "QQQQQQQs" in Byte 1 and 2 indicate space in the 4-byte memory fetch which could be hold two other

35

instructions to be executed prior to the CALL instruction. Byte 3 indicates a CALL instruction (six zeros) in the current page (indicated by the 11 bits). Byte 4 indicates that the hexadecimal number 98 will be forced into the Program Counter bits 2 through 10. (Remember, a CALL or BRANCH always goes to a word boundary so the two least significant bits are always set to zero). The effect of this instruction would be to CALL a subroutine at WORD location HEX 98 in the current page. The most significant 22 bits of the Program Counter define the current page and will 10 be unchanged.

Example 2

Byte 1 Byte 2 Byte 3 Byte 4 000001 01 00000001 00000000 00000000

If we assume that the Program Counter was HEX 0000 0156 which is binary:

00000000 0000000 00000001 01010110=OLD PRO-GRAM COUNTER.

Byte 1 indicates a BRANCH instruction op code (000001) and "01" indicates select the next page. Byte 2,3, and 4 are the address operand. These 24-bits will be shifted to the left two places to define a WORD address. HEX 0156 shifted 25 left two places is HEX 0558. Since this is a 24-bit operand instruction, the most significant 6 bits of the Program Counter define the current page. These six bits will be incremented to select the next page. Executing this instruction will cause the Program Counter to be loaded with HEX 30 0400 0558 which is binary:

00000100 00000000 00000101 01011000=NEW PRO-GRAM COUNTER.

INSTRUCTIONS

CALL-LONG

0000 00XX-YYYYYYYYYYYYYYYYYYYYYYYYY

Load the Program Counter with the effective WORD address specified. Push the current PC contents onto the RETURN STACK.

OTHER EFFECTS: CARRY or modes, no effect. May 40 cause Return Stack to force an external memory cycle if on-chip Return Stack is full.

BRANCH

0000 01XX-YYYYYYYYYYYYYYYYYYYYYYYY Load the Program Counter with the effective WORD $_{45}$ address specified.

OTHER EFFECTS: NONE

BRANCH-IF-ZERO

0000 10XX-YYYYYYYYYYYYYYYYYYYYYYYYYYY Test the TOP value on the Parameter Stack. If the value is 50 SKIP-IF-POSITIVE—If the TOP item of the Parameter equal to zero, load the Program Counter with the effective

WORD address specified. If the TOP value is not equal to zero, increment the Program Counter and fetch and execute the next instruction. 55

OTHER EFFECTS: NONE

LOOP-IF-NOT-DONE

0000 11YY-(XXXX XXXX)-(XXXX XXXX)-(XXXX XXXX)

If the LOOP COUNTER is not zero, load the Program Counter with the effective WORD address specified. If the 60 LOOP COUNTER is zero, decrement the LOOP COUNTER, increment the Program Counter and fetch and execute the next instruction.

OTHER EFFECTS: NONE

8-BIT INSTRUCTIONS PHILOSOPHY

Most of the work in the microprocessor 50 is done by the 8-bit instructions. Eight bit instructions are possible with the

24

microprocessor because of the extensive use of implied stack addressing. Many 32-bit architectures use 8-bits to specify the operation to perform but use an additional 24-bits to specify two sources and a destination.

For math and logic operations, the microprocessor 50 exploits the inherent advantage of a stack by designating the source operand(s) as the top stack item and the next stack item. The math or logic operation is performed, the operands are popped from the stack, and the result is pushed back on the stack. The result is a very efficient utilization of instruction bits as well as registers. A comparable situation exists between Hewlett Packard calculators (which use a stack) and Texas Instrument calculators which don't. The identical operation on an HP will require one half to one third the keystrokes of the TI. 15

The availability of 8-bit instructions also allows another architectural innovation, the fetching of four instructions in a single 32-bit memory cycle. The advantages of fetching multiple instructions are:

Increased execution speed even with slow memories,

Similar performance to the Harvard (separate data and instruction busses) without the expense,

Opportunities to optimize groups of instructions,

The capability to perform loops within this mini-cache. The microloops inside the four instruction group are effective for searches and block moves.

SKIP INSTRUCTIONS

The microprocessor 50 fetches instructions in 32-bit chunks called 4-byte instruction groups. These four bytes may contain four 8-bit instructions or some mix of 8-bit and 16 or 24-bit instructions. SKIP instructions in the microprocessor skip any remaining instructions in a 4-byte instruction group and cause a memory fetch to get the next 4-byte instruction group. Conditional SKIPs when combined with 3-byte BRANCHES will create conditional BRANCHES. SKIPs may also be used in situations when no use can be made of the remaining bytes in a 4-instruction group. A SKIP executes in a single cycle, whereas a group of three NOPs would take three cycles.

SKIP-ALWAYS-Skip any remaining instructions in this 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group.

SKIP-IF-ZERO-If the TOP item of the Parameter Stack is zero, skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group. If the TOP item is not zero, execute the next sequential instruction.

Stack has a the most significant bit (the sign bit) equal to "0", skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group. If the TOP item is not "0", execute the next sequential instruction.

SKIP-IF-NO-CARRY-If the CARRY flag from a SHIFT or arithmetic operation is not equal to "1", skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group. If the CARRY is equal to "1", execute the next sequential instruction.

SKIP-NEVER (NOP) execute the next sequential instruction. (Delay one machine cycle)

SKIP-IF-NOT-ZERO-If the TOP item on the Parameter Stack is not equal to "0", skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group. If the TOP item is equal "0", execute the next sequential instruction.

- SKIP-IF-NEGATIVE—If the TOP item on the Parameter 5 Stack has its most significant bit (sign bit) set to "1", skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group. If the TOP item has its most significant bit set to 10 "0", execute the next sequential instruction.
- SKIP-IF-CARRY—If the CARRY flag is set to "1" as a result of SHIFT or arithmetic operation, skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and 15 proceed to fetch the next 4-byte instruction group. If the CARRY flag is "0", execute the next sequential instruction.

MICROLOOPS

Microloops are a unique feature of the microprocessor 20 architecture which allows controlled looping within a 4-byte instruction group. A microloop instruction tests the LOOP COUNTER for "0" and may perform an additional test. If the LOOP COUNTER is not "0" and the test is met, instruction execution continues with the first instruction in 25 the 4-byte instruction group, and the LOOP COUNTER is decremented. A microloop instruction will usually be the last byte in a 4-byte instruction group, but it can be any byte. If the LOOP COUNTER is "0" or the test is not met, instruction execution continues with the next instruction. If the 30 microloop is the last byte in the 4-byte instruction group, the most significant 30-bits of the Program Counter are incremented and the next 4-byte instruction group is fetched from memory. On a termination of the loop on LOOP COUNTER equal to "0", the LOOP COUNTER will remain at "0". 35 Microloops allow short iterative work such as moves and searches to be performed without slowing down to fetch instructions from memory.

EXAMPLE

Byte 1 FETCH-VIA-X-AUTO- INCREMENT	Byte 2 STORE-VIA-Y-AUTOINCREMENT
Byte 3	Byte 4
ULOOP-UNTIL-DONE	QQQQQQQQ

This example will perform a block move. To initiate the transfer, X will be loaded with the starting address of the source. Y will be loaded with the starting address of the 50 destination. The LOOP COUNTER will be loaded with the number of 32-bit words to move. The microloop will FETCH and STORE and count down the LOOP COUNTER until it reaches zero. QQQQQQQQ indicates any instruction can follow. 55

MICROLOOP INSTRUCTIONS

- ULOOP-UNTIL-DONE—If the LOOP COUNTER is not "0", continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is "0", continue 60 execution with the next instruction.
- ULOOP-IF-ZERO—If the LOOP COUNTER is not "0" and the TOP item on the Parameter Stack is "0", continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is "0" or the TOP item is "1", continue execution with the next instruction.

- ULOOP-IF-POSITIVE—If the LOOP COUNTER is not "0" and the most significant bit (sign bit) is "0", continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is "0" or the TOP item is "1", continue execution with the next instruction.
- ULOOP-IF-NOT-CARRY-CLEAR—If the LOOP COUNTER is not "0" and the floating point exponents found in TOP and NEXT are not aligned, continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is "0" or the exponents are aligned, continue execution with the next instruction. This instruction is specifically designed for combination with special SHIFT instructions to align two floating point numbers.
- ULOOP-NEVER—(DECREMENT-LOOP-COUNTER) Decrement the LOOP COUNTER. Continue execution with the next instruction.
- ULOOP-IF-NOT-ZERO—If the LOOP COUNTER is not "0" and the TOP item of the Parameter Stack is "0", continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is "0" or the TOP item is "1", continue execution with the next instruction.
- ULOOP-IF-NEGATIVE—If the LOOP COUNTER is not "0" and the most significant bit (sign bit) of the TOP item of the Parameter Stack is "1", continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is "0" or the most significant bit of the Parameter Stack is "0", continue execution with the next instruction.
- ULOOP-IF-CARRY-SET—If the LOOP COUNTER is not "0" and the exponents of the floating point numbers found in TOP and NEXT are not aligned, continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is "0" or the exponents are aligned, continue execution with the next instruction.

RETURN FROM SUBROUTINE OR INTERRUPT

Subroutine calls and interrupt acknowledgements cause a redirection of normal program execution. In both cases, the current Program Counter is pushed onto the Return Stack, so the microprocessor can return to its place in the program after executing the subroutine or interrupt service routine.

NOTE: When a CALL to subroutine or interrupt is acknowledged the Program Counter has already been incremented and is pointing to the 4-byte instruction group following the 4-byte group currently being executed. The instruction decoding logic allows the microprocessor to perform a test and execute a return conditional on the outcome of the test in a single cycle. A RETURN pops an address from the Return Stack and stores it to the Program Counter.

RETURN INSTRUCTIONS

- 55 RETURN-ALWAYS—Pop the top item from the Return Stack and transfer it to the Program Counter.
 - RETURN-IF-ZERO—If the TOP item on the Parameter Stack is "0", pop the top item from the Return Stack and transfer it to the Program Counter. Otherwise execute the next instruction.
 - RETURN-IF-POSITIVE—If the most significant bit (sign bit) of the TOP item on the Parameter Stack is a "0", pop the top item from the Return Stack and transfer it to the Program Counter. Otherwise execute the next instruction.
- 65 RETURN-IF-CARRY-CLEAR—If the exponents of the floating point numbers found in TOP and NEXT are not aligned, pop the top item from the Return Stack and

40

transfer it to the Program Counter. Otherwise execute the next instruction.

RETURN-NEVER (NOP)—Execute the next instruction.

- RETURN-IF-NOT-ŻERÓ—If the TOP item on the Parameter Stack is not "0", pop the top item from the Return 5 Stack and transfer it to the Program Counter. Otherwise execute the next instruction.
- RETURN-IF-NEGATIVE—If the most significant bit (sign bit) of the TOP item on the Parameter Stack is a "1", pop the top item from the Return Stack and transfer it to the Program Counter, Otherwise execute the next instruction.
- Program Counter. Otherwise execute the next instruction. RETURN-IF-CARRY-SET—If the exponents of the floating point numbers found in TOP and NEXT are aligned, pop the top item from the Return Stack and transfer it to the Program Counter. Otherwise execute the next instruction.

HANDLING MEMORY FROM DYNAMIC RAM

The microprocessor **50**, like any RISC type architecture, is optimized to handle as many operations as possible on-chip for maximum speed. External memory operations take from 80 nsec. to 220 nsec. compared with on-chip memory speeds of from 4 nsec. to 30 nsec. There are times 20 when external memory must be accessed.

External memory is accessed using three registers:

- X-REGISTER—A 30-bit memory pointer which can be used for memory access and simultaneously incremented or decremented. 25
- Y-REGISTER—A 30-bit memory pointer which can be used for memory access and simultaneously incremented or decremented.
- PROGRAM-COUNTER—A 30-bit memory pointer normally used to point to 4-byte instruction groups. External memory may be accessed at addresses relative to the PC. The operands are sometimes called "Immediate" or "Literal" in other computers. When used as memory pointer, the PC is also incremented after each operation.

MEMORY LOAD & STORE INSTRUCTIONS

- FETCH-VIA-X—Fetch the 32-bit memory content pointed to by X and push it onto the Parameter Stack. X is unchanged.
- FETCH-VIA-Y—Fetch the 32-bit memory content pointed to by X and push it onto the Parameter Stack. Y is ⁴⁰ unchanged.
- FETCH-VIA-X-AUTOINCREMENT—Fetch the 32-bit memory content pointed to by X and push it onto the Parameter Stack. After fetching, increment the most significant 30 bits of X to point to the next 32-bit word 45 address.
- FETCH-VIA-Y-AUTOINCREMENT—Fetch the 32-bit memory content pointed to by Y and push it onto the Parameter Stack. After fetching, increment the most significant 30 bits of Y to point to the next 32-bit word 50 address.
- FETCH-VIA-X-AUTODECREMENT—Fetch the 32-bit memory content pointed to by X and push it onto the Parameter Stack. After fetching, decrement the most significant 30 bits of X to point to the previous 32-bit 55 word address.
- FETCH-VIA-Y-AUTODECREMENT—Fetch the 32-bit memory content pointed to by Y and push it onto the Parameter Stack. After fetching, decrement the most significant 30 bits of Y to point to the previous 32-bit 60 word address.
- STORE-VIA-X—Pop the top item of the Parameter Stack and store it in the memory location pointed to by X. X is unchanged.
- STORE-VIA-Y—Pop the top item of the Parameter Stack 65 and store it in the memory location pointed to by Y. Y is unchanged.

28

- STORE-VIA-X-AUTOINCREMENT—Pop the top item of the Parameter Stack and store it in the memory location pointed to by X. After storing, increment the most significant 30 bits of X to point to the next 32-bit word address.
- STORE-VIA-Y-AUTOINCREMENT—Pop the top item of the Parameter Stack and store it in the memory location pointed to by Y. After storing, increment the most significant 30 bits of Y to point to the next 32-bit word address.
- STORE-VIA-X-AUTODECREMENT—Pop the top item of the Parameter Stack and store it in the memory location pointed to by X. After storing, decrement the most significant 30 bits of X to point to the previous 32-bit word address.
- STORE-VIA-Y-AUTODECREMENT—Pop the top item of the Parameter Stack and store it in the memory location pointed to by Y. After storing, decrement the most significant 30 bits of Y to point to the previous 32-bit word address.
- FETCH-VIA-PC—Fetch the 32-bit memory content pointed to by the Program Counter and push it onto the Parameter Stack. After fetching, increment the most significant 30 bits of the Program Counter to point to the next 32-bit word address.
- *NOTE When this instruction executes, the PC is pointing to the memory location following the instruction. The effect is of loading a 32-bit immediate operand. This is an 8-bit instruction and therefore will be combined with other 8-bit instructions in a 4-byte instruction fetch. It is possible to have from one to four FETCH-VIA-PC instructions in a 4-byte instruction fetch. The PC increments after each execution of FETCH-VIA-PC, so it is possible to push four immediate operands on the stack. The four operands would be the found in the four memory locations following the instruction.
- BYTE-FETCH-VIA-X—Fetch the 32-bit memory content pointed to by the most significant 30 bits of X. Using the two least significant bits of X, select one of four bytes from the 32-bit memory fetch, right justify the byte in a 32-bit field and push the selected byte preceded by leading zeros onto the Parameter Stack.
- BYTE-STORE-VIA-X—Fetch the 32-bit memory content pointed to by the most significant 30 bits of X. Pop the TOP item from the Parameter Stack. Using the two least significant bits of X place the least significant byte into the 32-bit memory data and write the 32-bit entity back to the location pointed to by the most significant 30 bits of X. OTHER EFFECTS OF MEMORY ACCESS INSTRUC-

TIONS: Any FETCH instruction will push a value on the Parameter Stack 74. If the on-chip stack is full, the stack will overflow into off-chip memory stack resulting in an additional memory cycle. Any STORE instruction will pop a value from the Parameter Stack 74. If the on-chip stack is empty, a memory cycle will be generated to fetch a value

from off-chip memory stack. HANDLING ON-CHIP VARIABLES

Appx51

High-level languages often allow the creation of LOCAL VARIABLES. These variables are used by a particular procedure and discarded. In cases of nested procedures, layers of these variables must be maintained. On-chip storage is up to five times faster than off-chip RAM, so a means of keeping local variables on-chip can make operations run faster. The microprocessor **50** provides the capability for both on-chip storage of local variables and nesting of multiple levels of variables through the Return Stack.

The Return Stack 134 is implemented as 16 on-chip RAM locations. The most common use for the Return Stack 134 is storage of return addresses from subroutines and interrupt calls. The microprocessor allows these 16 locations to also be used as addressable registers. The 16 locations may be read and written by two instructions which indicate a Return Stack relative address from 0-15. When high-level procedures are nested, the current procedure variables push the previous procedure variables further down the Return Stack 134. Eventually, the Return Stack will automatically over-10 flow into off-chip RAM. ON-CHIP VARIABLE INSTRUCTIONS

READ-LOCAL-VARIABLE XXXX-Read the XXXXth location relative to the top of the Return Stack. (XXXX is a binary number from 0000-1111). Push the item read onto the Parameter Stack.

OTHER EFFECTS: If the Parameter Stack is full, the push operation will cause a memory cycle to be generated as one item of the stack is automatically stored to external RAM. The logic which selects the location performs a modulo 16 subtraction. If four local variables have been 20 pushed onto the Return Stack, and an instruction attempts to READ the fifth item, unknown data will be returned.

WRITE-LOCAL-VARIABLE XXXX-Pop the TOP item of the Parameter Stack and write it into the XXXXth location relative to the top of the Return Stack. (XXXX is 25 a binary number from 0000-1111.)

OTHER EFFECTS: If the Parameter Stack is empty, the pop operation will cause a memory cycle to be generated to fetch the Parameter Stack item from external RAM. The logic which selects the location performs a modulo 30 16 subtraction. If four local variables have been pushed onto the Return Stack, and an instruction attempts to WRITE to the fifth item, it is possible to clobber return addresses or wreak other havoc.

REGISTER AND FLIP-FLOP TRANSFER AND PUSH 35 INSTRUCTIONS

- DROP-Pop the TOP item from the Parameter Stack and discard it
- SWAP-Exchange the data in the TOP Parameter Stack location with the data in the NEXT Parameter Stack 40 location
- DUP-Duplicate the TOP item on the Parameter Stack and push it onto the Parameter Stack.
- PUSH-LOOP-COUNTER-Push the value in LOOP COUNTER onto the Parameter Stack.
- POP-RSTACK-PUSH-TO-STACK-Pop the top item from the Return Stack and push it onto the Parameter Stack.
- PUSH-X-REG-Push the value in the X Register onto the Parameter Stack.
- PUSH-STACK-POINTER-Push the value of the Param- 50 eter Stack pointer onto the Parameter Stack.
- PUSH-RSTACK-POINTER—Push the value of the Return Stack pointer onto the Return Stack.
- PUSH-MODE-BITS-Push the value of the MODE REG-ISTER onto the Parameter Stack.
- PUSH-INPUT-Read the 10 dedicated input bits and push the value (right justified and padded with leading zeros) onto the Parameter Stack.
- SET-LOOP-COUNTER-Pop the TOP value from the Parameter Stack and store it into LOOP COUNTER.
- POP-STACK-PUSH-TO-RSTACK-Pop the TOP item from the Parameter Stack and push it onto the Return Stack.

SET-X-REG-Pop the TOP item from the Parameter Stack and store it into the X Register.

SET-STACK-POINTER-Pop the TOP item from the Parameter Stack and store it into the Stack Pointer.

30

- SET-RSTACK-POINTER-Pop the TOP item from the Parameter
- Stack and store it into the Return Stack Pointer.
- SET-MODE-BITS-Pop the TOP value from the Parameter Stack and store it into the MODE BITS.

SET-OUTPUT-Pop the TOP item from the Parameter Stack and output it to the 10 dedicated output bits. OTHER EFFECTS: Instructions which push or pop the Parameter Stack or Return Stack may cause a memory cycle as the stacks overflow back and forth between on-chip and off-chip memory.

LOADING A SHORT LITERAL

A special case of register transfer instruction is used to push an 8-bit literal onto the Parameter Stack. This instruc-15 tion requires that the 8-bits to be pushed reside in the last byte of a 4-byte instruction group. The instruction op-code loading the literal may reside in ANY of the other three bytes in the instruction group.

EXAMPLE

			-
BYTE 1	BYTE 2	BYTE 3	
LOAD-SHORT-LITERAL	QQQQQQQQ	QQQQQQQQ	
BYTE 4			
00001111			

In this example, QQQQQQQ indicates any other 8-bit instruction. When Byte 1 is executed, binary 00001111(HEX 0f) from Byte 4 will be pushed (right justified and padded by leading zeros) onto the Parameter Stack. Then the instructions in Byte 2 and Byte 3 will execute. The microprocessor instruction decoder knows not to execute Byte 4. It is possible to push three identical 8-bit values as follows:

BYTE 1	BYTE 2
LOAD-SHORT-LITERAL	LOAD-SHORT-LITERAL
BYTE 3	BYTE 4
LOAD-SHORT-LITERAL	00001111
SHORT-LITERAL-INSTRUCTION	

LOAD-SHORT-LITERAL-Push the 8-bit value found in Byte 4 of the current 4-byte instruction group onto the Parameter Stack.

LOGIC INSTRUCTIONS

Logical and math operations used the stack for the source of one or two operands and as the destination for results. The stack organization is a particularly convenient arrangement for evaluating expressions. TOP indicates the top value on the Parameter Stack 74. NEXT indicates the next to top value on the Parameter Stack 74.

- AND-Pop TOP and NEXT from the Parameter Stack, perform the logical AND operation on these two operands, and push the result onto the Parameter Stack.
- OR-Pop TOP and NEXT from the Parameter Stack, perform the logical OR operation on these two operands, and push the result onto the Parameter Stack.
- XOR-Pop TOP and NEXT from the Parameter Stack, perform the logical exclusive OR on these two operands, and push the result onto the Parameter Stack.
- BIT-CLEAR-Pop TOP and NEXT from the Parameter Stack, toggle all bits in NEXT, perform the logical AND operation on TOP, and push the result onto the Parameter Stack. (Another way of understanding this instruction is thinking of it as clearing all bits in TOP that are set in NEXT.)

Appx52

55

60

65

MATH INSTRUCTIONS

Math instruction pop the TOP item and NEXT to top item of the Parameter Stack **74** to use as the operands. The results are pushed back on the Parameter Stack. The CARRY flag is used to latch the "33rd bit" of the ALU result.

- ADD—Pop the TOP item and NEXT to top item from the Parameter Stack, add the values together and push the result back on the Parameter Stack. The CARRY flag may be changed.
- ADD-WITH-CARRY—Pop the TOP item and the NEXT to top item from the Parameter Stack, add the values together. If the CARRY flag is "1" increment the result. Push the ultimate result back on the Parameter Stack. The CARRY flag may be changed.
- ADD-X—Pop the TOP item from the Parameter Stack and read the third item from the top of the Parameter Stack. ¹⁵ Add the values together and push the result back on the Parameter Stack. The CARRY flag may be changed.
- SUB—Pop the TOP item and NEXT to top item from the Parameter Stack, Subtract NEXT from TOP and push the result back on the Parameter Stack. The CARRY flag may 20 be changed.
- SUB-WITH-CARRY—Pop the TOP item and NEXT to top item from the Parameter Stack. Subtract NEXT from TOP. If the CARRY flag is "1" increment the result. Push the ultimate result back on the Parameter Stack. The CARRY 25 flag may be changed.

SUB-X-

SIGNED-MULT-STEP—

UNSIGNED-MULT-STEP-

SIGNED-FAST-MULT

FAST-MULT-STEP-

UNSIGNED-DIV-STEP-

GENERATE-POLYNOMIAL-

ROUND-

COMPARE—Pop the TOP item and NEXT to top item from 35 the Parameter Stack. Subtract NEXT from TOP. If the result has the most significant bit equal to "0" (the result is positive), push the result onto the Parameter Stack. If the result has the most significant bit equal to "1" (the result is negative), push the old value of TOP onto the 40 Parameter Stack. The CARRY flag may be affected.

SHIFT/ROTATE

- SHIFT-LEFT—Shift the TOP Parameter Stack item left one bit. The CARRY flag is shifted into the least significant bit of TOP. 45
- SHIFT-RIGHT—Shift the TOP Parameter Stack item right one bit. The least significant bit of TOP is shifted into the CARRY flag. Zero is shifted into the most significant bit of TOP.
- DOUBLE-SHIFT-LEFT—Treating the TOP item of the 50 Parameter Stack as the most significant word of a 64-bit number and the NEXT stack item as the least significant word, shift the combined 64-bit entity left one bit. The CARRY flag is shifted into the least significant bit of NEXT. 55
- DOUBLE-SHIFT-RIGHT—Treating the TOP item of the Parameter Stack as the most significant word of a 64-bit number and the NEXT stack item as the least significant word, shift the combined 64-bit entity right one bit. The least significant bit of NEXT is shifted into the CARRY 60 flag. Zero is shifted into the most significant bit of TOP. OTHER INSTRUCTIONS
- FLUSH-STACK—Empty all on-chip Parameter Stack locations into off-chip RAM. (This instruction is useful for multitasking applications). This instruction accesses a 65 counter which holds the depth of the on-chip stack and can require from none to 16 external memory cycles.

32

FLUSH-RSTACK—Empty all on-chip Return Stack locations into off-chip RAM. (This instruction is useful for multitasking applications). This instruction accesses a counter which holds the depth of the on-chip Return Stack and can require from none to 16 external memory cycles. It should further be apparent to those skilled in the art that various changes in form and details of the invention as shown and described may be made. It is intended that such changes be included within the spirit and scope of the claims appended hereto.

What is claimed is:

1. A microprocessor system, comprising a single integrated circuit including a central processing unit and an entire ring oscillator variable speed system clock in said single integrated circuit and connected to said central processing unit for clocking said central processing unit, said central processing unit and said ring oscillator variable speed system clock each including a plurality of electronic devices correspondingly constructed of the same process technology with corresponding manufacturing variations, a processing frequency capability of said central processing unit and a speed of said ring oscillator variable speed system clock varying together due to said manufacturing variations and due to at least operating voltage and temperature of said single integrated circuit; an on-chip input/output interface connected to exchange coupling control signals, addresses and data with said central processing unit; and a second clock independent of said ring oscillator variable speed system clock connected to said input/output interface.

2. The microprocessor system of claim 1 in which said second clock is a fixed frequency clock.

3. In a microprocessor integrated circuit, a method for clocking the microprocessor within the integrated circuit, comprising the steps of:

- providing an entire ring oscillator system clock constructed of electronic devices within the integrated circuit, said electronic devices having operating characteristics which will, because said entire ring oscillator system clock and said microprocessor are located within the same integrated circuit, vary together with operating characteristics of electronic devices included within the microprocessor;
- using the ring oscillator system clock for clocking the microprocessor, said microprocessor operating at a variable processing frequency dependent upon a variable speed of said ring oscillator system clock;
- providing an on chip input/output interface for the microprocessor integrated circuit; and
- clocking the input/output interface with a second clock independent of the ring oscillator system clock.

4. The method of claim $\hat{3}$ in which the second clock is a fixed frequency clock.

5. The method of claim **3** further including the step of: transferring information to and from said microprocessor

- in synchrony with said ring oscillator system clock.
- 6. A microprocessor system comprising:
- a central processing unit disposed upon an integrated circuit substrate, said central processing unit operating at a processing frequency and being constructed of a first plurality of electronic devices;
- an entire oscillator disposed upon said integrated circuit substrate and connected to said central processing unit, said oscillator clocking said central processing unit at a clock rate and being constructed of a second plurality of electronic devices, thus varying the processing frequency of said first plurality of electronic devices and

33

the clock rate of said second plurality of electronic devices in the same way as a function of parameter variation in one or more fabrication or operational parameters associated with said integrated circuit substrate, thereby enabling said processing frequency 5 to track said clock rate in response to said parameter variation;

- an on-chip input/output interface, connected between said said central processing unit and an external memory bus, for facilitating exchanging coupling control 10 signals, addresses and data with said central processing unit; and
- an external clock, independent of said oscillator, connected to said input/output interface wherein said external clock is operative at a frequency independent of a ¹⁵ clock frequency of said oscillator.

7. The microprocessor system of claim 6 wherein said one or more operational parameters include operating temperature of said substrate or operating voltage of said substrate.

8. The microprocessor system of claim 6 wherein said 20 external clock comprises a fixed-frequency clock which operates synchronously relative to said oscillator.

9. The microprocessor system of claim 6 wherein said oscillator comprises a ring oscillator.

10. In a microprocessor system including a central pro- 25 cessing unit, a method for clocking said central processing unit comprising the steps of:

providing said central processing unit upon an integrated circuit substrate, said central processing unit being constructed of a first plurality of transistors and being operative at a processing frequency;

- providing an entire variable speed clock disposed upon said integrated circuit substrate, said variable speed clock being constructed of a second plurality of transistors:
- clocking said central processing unit at a clock rate using said variable speed clock with said central processing unit being clocked by said variable speed clock at a variable frequency dependent upon variation in one or more fabrication or operational parameters associated with said integrated circuit substrate, said processing frequency and said clock rate varying in the same way relative to said variation in said one or more fabrication or operational parameters associated with said integrated circuit substrate;
- connecting an on chip input/output interface between said central processing unit and an external memory bus, and exchanging coupling control signals, addresses and data between said input/output interface and said central processing unit; and
- clocking said input/output interface using an external clock wherein said external clock is operative at a frequency independent of a clock frequency of said oscillator.

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

 PATENT NO.
 : 5,809,336

 APPLICATION NO.
 : 08/484918

 DATED
 : September 15, 1998

 INVENTOR(S)
 : Moore et al.

Page 1 of 1

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

<u>Column 34,</u> Line 25, delete "oscillator" and insert --variable speed clock--.

Signed and Sealed this

Twenty-second Day of May, 2007

JON W. DUDAS Director of the United States Patent and Trademark Office



(12) EX PARTE REEXAMINATION CERTIFICATE (7235th)

United States Patent

Moore et al.

US 5,809,336 C1 (10) Number:

(45) Certificate Issued: Dec. 15, 2009

(54)HIGH PERFORMANCE MICROPROCESSOR HAVING VARIABLE SPEED SYSTEM CLOCK

- (75)Inventors: Charles H. Moore, Woodside, CA (US); Russell H. Fish, III, Mt. View, CA (US)
- Assignee: Patriot Scientific Corporation, San (73)Diego, CA (US)

Reexamination Request:

No. 90/008,306, Oct. 19, 2006 No. 90/008,237, Nov. 17, 2006 No. 90/008,474, Jan. 30, 2007

Reexamination Certificate for:

Patent No.:	5,809,336
Issued:	Sep. 15, 1998
Appl. No.:	08/484,918
Filed:	Jun. 7, 1995

Certificate of Correction issued May 22, 2007.

Related U.S. Application Data

- (62) Division of application No. 07/389,334, filed on Aug. 3, 1989. now Pat. No. 5.440.749.
- (51) Int. Cl.

G06F 7/76	(2006.01)
G06F 7/48	(2006.01)
G06F 12/08	(2006.01)
G06F 7/78	(2006.01)
G06F 9/30	(2006.01)
G06F 9/32	(2006.01)
G06F 15/76	(2006.01)
G06F 15/78	(2006.01)
G06F 7/52	(2006.01)
G06F 9/38	(2006.01)
G06F 7/58	(2006.01)

- U.S. Cl. 710/25; 711/E12.02; 712/E9.016; (52) 712/E9.028; 712/E9.046; 712/E9.055; 712/E9.057; 712/E9.058; 712/E9.062; 712/E9.078; 712/E9.08; 712/E9.081
- (58) Field of Classification Search None See application file for complete search history.

(56)**References** Cited

U.S. PATENT DOCUMENTS

3,603,934	A	9/1971	Heath, Jr. et al.
3,696,414	A	10/1972	Allen et al.
3,849,765	A	11/1974	Hamano
3,878,513	A	4/1975	Werner
3,919,695	A	11/1975	Gooding
3,924,245	A	12/1975	Eaton et al.

(Continued)

FOREIGN PATENT DOCUMENTS

EP	0 200 797 A1	11/1986
EP	0 208 287	1/1987
EP	113 516 B1	6/1988

(Continued)

OTHER PUBLICATIONS

Memorandum Opinion and Order filed Jun. 15, 2007 in 2:05-CV-494 (TJW).


Plaintiffs Technology Property Limited's and Patriot Scientific Corporation's Claim Construction Brief filed Mar. 19, 2007 in 2:05-CV-494 (TJW).

(Continued)

Primary Examiner-Sam Rimell

(57) ABSTRACT

A high performance, low cost microprocessor system having a variable speed system clock is disclosed herein. The microprocessor system includes an integrated circuit having a central processing unit and a ring oscillator variable speed system clock for clocking the microprocessor. The central processing unit and ring oscillator variable speed system clock each include a plurality of electronic devices of like type, which allows the central processing unit to operate at a variable processing frequency dependent upon a variable speed of the ring oscillator variable speed system clock. The microprocessor system may also include an input/output interface connected to exchange coupling control signals, address and data with the central processing unit. The input/ output interface is independently clocked by a second clock connected thereto



EXTERNAL MEMORY BUS

Case: 16-1306 Document: 60 Page: 121 Filed: 03/10/2016

US 5,809,336 C1 Page 2

U.S. PATENT DOCUMENTS

3,967,104 A	6/1976	Brantingham et al.
3,968,501 A	7/1976	Gilbert
3,976,977 A	8/1976	Porter et al.
, ,		
3,980,993 A	9/1976	Bredart et al.
4,003,028 A	1/1977	Bennett et al.
4,003,033 A	1/1977	O'Keefe et al.
4,037,090 A	7/1977	Raymond, Jr.
4,042,972 A	8/1977	Gruner et al.
· · · ·		
4,050,058 A	9/1977	Garlic
4,050,096 A	9/1977	Bennett et al.
4,067,058 A	1/1978	Brandstaetter et al.
4,067,059 A	1/1978	Derchak
4,075,691 A	2/1978	Davis et al.
4,079,455 A	3/1978	Ozga
4,107,773 A	8/1978	Gilbreath et al.
4,110,822 A	8/1978	Porter et al.
4,112,490 A	9/1978	Pohlman et al.
4,125,871 A	11/1978	Martin
· · ·		
· · · ·	12/1978	Lamiaux
4,144,562 A	3/1979	Cooper
4,217,637 A	8/1980	Faulkner et al.
4,223,380 A	9/1980	Antonaccio et al.
4,223,880 A	9/1980	Brems
· · ·	9/1980	
, ,		Appelt
4,236,152 A	11/1980	Masuzawa et al.
4,242,735 A	12/1980	Sexton
4,253,785 A	3/1981	Bronstein
4,255,785 A	3/1981	Chamberlin
	9/1981	Miller et al.
4,292,668 A		
4,295,193 A	10/1981	Pomerene
4,305,045 A	12/1981	Metz et al.
4,315,305 A	2/1982	Siemon
4,315,308 A	2/1982	Jackson
4,317,227 A	2/1982	Skerlos
· · · ·		
4,320,467 A	3/1982	Glass
4,321,706 A	3/1982	Craft
4,328,557 A	5/1982	Gastinel
4,334,268 A	6/1982	Boney et al.
4,335,447 A	6/1982	Jerrim
4,338,675 A	7/1982	Palmer et al.
4,348,720 A	9/1982	Blahut et al.
4,348,743 A	9/1982	Dozier
4,354,228 A	10/1982	Moore et al.
4,358,728 A	11/1982	Hashimoto
4,361,869 A	11/1982	Johnson et al.
, ,		
	12/1982	Onodera et al.
4,376,977 A	3/1983	Bruinshorst
4,382,279 A	5/1983	Ugon
4,390,946 A	6/1983	Lane
4,396,979 A	8/1983	Mor et al.
4,398,263 A		Ito
· · · · ·	8/1983	
4,398,265 A	8/1983	Puhl et al.
4,402,042 A	8/1983	Guttag
4,403,303 A	9/1983	Howes et al.
4,412,283 A	10/1983	Mor et al.
4,425,628 A	1/1984	Bedard et al.
4,449,201 A	5/1984	Clark
4,450,519 A	5/1984	Guttag et al.
4,462,073 A	7/1984	Grondalski
4,463,421 A	7/1984	Laws
4,467,810 A	8/1984	Vollmann
		McDonough
4,471,426 A	9/1984	
4,472,789 A	9/1984	Sibley
4,488,217 A	12/1984	Binder et al.
4,494,021 A	1/1985	Bell et al.
4,509,115 A	4/1985	Manton et al.
4,538,239 A	8/1985	Magar
4,539,655 A	9/1985	Trussell et al.
4,541,045 A	9/1985	Kromer, III
4,541,111 A	9/1985	Takashima et al.

4,553,201 A		
1,000,201 11	11/1985	Pollack et al.
4,556,063 A	12/1985	Thompson et al.
4,562,537 A	12/1985	Barnett et al.
4,566,063 A	1/1986	Zolnowsky
	3/1986	Caudel et al.
· · ·		
4,607,332 A	8/1986	Goldberg
4,616,338 A	10/1986	Helen et al.
4,626,798 A	12/1986	Fried
4,626,985 A	12/1986	Briggs
4,626,988 A	12/1986	George
4,627,082 A	12/1986	Pelgrom et al.
4,630,195 A	12/1986	Hester et al.
4,630,934 A	12/1986	Arber
4,641,246 A	2/1987	Halbert et al.
4,649,471 A	3/1987	Briggs et al.
4,660,155 A	4/1987	Thaden et al.
4,660,180 A	4/1987	Tanimura et al.
4,665,495 A	5/1987	Thaden
4,670,837 A	6/1987	Sheets
4,679,166 A	7/1987	Berger et al.
4,680,698 A	7/1987	Edwards et al.
4,689,581 A	8/1987	Talbot
4,691,124 A	9/1987	Ledzius et al.
4,698,750 A	10/1987	Wilkie et al.
4,701,884 A	10/1987	Aoki et al.
4,704,678 A	11/1987	May
	11/1987	Arber
, ,		
4,709,329 A	11/1987	Hecker
4,710,648 A	12/1987	Hanamura et al.
4,713,749 A	12/1987	Magar et al.
4,714,994 A	12/1987	Oklobdzija
4,720,812 A	1/1988	Kao et al.
4,724,517 A	2/1988	May
4,739,475 A	4/1988	Mensch, Jr.
4,750,111 A	6/1988	Crosby, Jr. et al.
/ /	7/1988	May et al.
4,760,521 A	7/1988	Rehwald et al.
4,761,763 A	8/1988	Hicks
4,763,297 A	8/1988	Uhlenhoff
4,766,567 A	8/1988	Kato
4,772,888 A	9/1988	Kimura
4,777,591 A	10/1988	Chang et al.
4,780,814 A	10/1988	Hayek
	11/1988	May et al.
		ind) et dit
, ,		Culley
4,787,032 A	11/1988	Culley May at al
4,787,032 A 4,794,526 A	11/1988 12/1988	May et al.
4,787,032 A 4,794,526 A 4,797,850 A	11/1988 12/1988 1/1989	May et al. Amitai
4,787,032 A 4,794,526 A 4,797,850 A 4,803,621 A	11/1988 12/1988 1/1989 2/1989	May et al. Amitai Kelly
4,787,032 A 4,794,526 A 4,797,850 A 4,803,621 A 4,805,091 A	11/1988 12/1988 1/1989 2/1989 2/1989	May et al. Amitai Kelly Thiel et al.
4,787,032 A 4,794,526 A 4,797,850 A 4,803,621 A 4,805,091 A 4,809,169 A	11/1988 12/1988 1/1989 2/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al.
4,787,032 A 4,794,526 A 4,797,850 A 4,803,621 A 4,805,091 A 4,809,169 A 4,809,269 A	11/1988 12/1988 1/1989 2/1989 2/1989	May et al. Amitai Kelly Thiel et al.
4,787,032 A 4,794,526 A 4,797,850 A 4,803,621 A 4,805,091 A 4,809,169 A	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al.
4,787,032 A 4,794,526 A 4,797,850 A 4,803,621 A 4,805,091 A 4,809,169 A 4,809,269 A 4,811,208 A	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 2/1989 3/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al.
4,787,032 A 4,794,526 A 4,797,850 A 4,803,621 A 4,805,091 A 4,809,169 A 4,809,169 A 4,809,269 A 4,811,208 A 4,816,989 A	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 2/1989 3/1989 3/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al.
4,787,032 A 4,794,526 A 4,797,850 A 4,803,621 A 4,805,091 A 4,809,169 A 4,809,269 A 4,811,208 A 4,816,989 A 4,816,996 A	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al.
$\begin{array}{c} 4,787,032 \ A \\ 4,794,526 \ A \\ 4,797,850 \ A \\ 4,803,621 \ A \\ 4,805,091 \ A \\ 4,809,169 \ A \\ 4,809,269 \ A \\ 4,819,269 \ A \\ 4,816,989 \ A \\ 4,816,996 \ A \\ 4,819,151 \ A \end{array}$	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 4/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al. May
$\begin{array}{c} 4,787,032 \ A\\ 4,794,526 \ A\\ 4,797,850 \ A\\ 4,803,621 \ A\\ 4,805,091 \ A\\ 4,809,169 \ A\\ 4,809,269 \ A\\ 4,811,208 \ A\\ 4,816,989 \ A\\ 4,816,996 \ A\\ 4,816,996 \ A\\ 4,819,151 \ A\\ 4,833,599 \ A \end{array}$	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 3/1989 3/1989 5/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al. May Colwell et al.
$\begin{array}{c} 4,787,032 \ A\\ 4,794,526 \ A\\ 4,794,526 \ A\\ 4,803,621 \ A\\ 4,803,601 \ A\\ 4,809,169 \ A\\ 4,809,169 \ A\\ 4,809,269 \ A\\ 4,811,208 \ A\\ 4,816,989 \ A\\ 4,816,989 \ A\\ 4,816,996 \ A\\ 4,819,151 \ A\\ 4,833,599 \ A\\ 4,835,738 \ A\\ \end{array}$	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 3/1989 5/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al. May Colwell et al. Niehaus et al.
$\begin{array}{c} 4,787,032 \ A\\ 4,794,526 \ A\\ 4,797,850 \ A\\ 4,803,621 \ A\\ 4,805,091 \ A\\ 4,809,169 \ A\\ 4,809,269 \ A\\ 4,811,208 \ A\\ 4,816,989 \ A\\ 4,816,989 \ A\\ 4,816,989 \ A\\ 4,816,989 \ A\\ 4,813,599 \ A\\ 4,833,599 \ A\\ 4,833,598 \ A\\$	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 3/1989 4/1989 5/1989 5/1989 6/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al. May Colwell et al. Nichaus et al. Mansfield et al.
$\begin{array}{c} 4,787,032 \ A\\ 4,794,526 \ A\\ 4,797,850 \ A\\ 4,803,621 \ A\\ 4,805,091 \ A\\ 4,809,269 \ A\\ 4,809,269 \ A\\ 4,810,926 \ A\\ 4,816,996 \ A\\ 4,816,996 \ A\\ 4,816,996 \ A\\ 4,833,599 \ A\\ 4,833,5738 \ A\\ 4,837,563 \ A\\ 4,837,563 \ A\\ 4,837,682 \ A\\ \end{array}$	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 3/1989 4/1989 5/1989 5/1989 6/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al. May Colwell et al. Michaus et al. Mansfield et al. Culler
$\begin{array}{c} 4,787,032 \ A\\ 4,794,526 \ A\\ 4,797,850 \ A\\ 4,803,621 \ A\\ 4,805,091 \ A\\ 4,809,169 \ A\\ 4,809,269 \ A\\ 4,810,9269 \ A\\ 4,816,989 \ A\\ 4,816,989 \ A\\ 4,816,996 \ A\\ 4,816,996 \ A\\ 4,815,738 \ A\\ 4,837,563 \ A\\ 4,853,841 \ A\\ \end{array}$	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 3/1989 4/1989 5/1989 5/1989 6/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al. May Colwell et al. Nichaus et al. Mansfield et al.
$\begin{array}{c} 4,787,032 \ A\\ 4,794,526 \ A\\ 4,797,850 \ A\\ 4,803,621 \ A\\ 4,805,091 \ A\\ 4,809,269 \ A\\ 4,809,269 \ A\\ 4,810,926 \ A\\ 4,816,996 \ A\\ 4,816,996 \ A\\ 4,816,996 \ A\\ 4,833,599 \ A\\ 4,833,5738 \ A\\ 4,837,563 \ A\\ 4,837,563 \ A\\ 4,837,682 \ A\\ \end{array}$	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 3/1989 4/1989 5/1989 5/1989 6/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al. May Colwell et al. Michaus et al. Mansfield et al. Culler
$\begin{array}{c} 4,787,032 \ A\\ 4,794,526 \ A\\ 4,797,850 \ A\\ 4,803,621 \ A\\ 4,805,091 \ A\\ 4,809,169 \ A\\ 4,809,269 \ A\\ 4,810,9269 \ A\\ 4,816,989 \ A\\ 4,816,989 \ A\\ 4,816,996 \ A\\ 4,816,996 \ A\\ 4,815,738 \ A\\ 4,837,563 \ A\\ 4,853,841 \ A\\ \end{array}$	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 3/1989 5/1989 5/1989 6/1989 8/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al. May Colwell et al. Niehaus et al. Mansfield et al. Culler Richter
$\begin{array}{c} 4,787,032 \ A\\ 4,794,526 \ A\\ 4,794,526 \ A\\ 4,803,621 \ A\\ 4,805,091 \ A\\ 4,809,169 \ A\\ 4,809,169 \ A\\ 4,809,269 \ A\\ 4,811,208 \ A\\ 4,816,989 \ A\\ 4,816,989 \ A\\ 4,816,980 \ A\\ 4,816,980 \ A\\ 4,816,980 \ A\\ 4,816,980 \ A\\ 4,813,599 \ A\\ 4,833,599 \ A\\ 4,835,738 \ A\\ 4,837,563 \ A\\ 4,853,841 \ A\\ 4,860,198 \ A\\ 4,866,735 \ A\\ \end{array}$	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 3/1989 5/1989 5/1989 6/1989 6/1989 8/1989 8/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al. May Colvell et al. Niehaus et al. Mansfield et al. Culler Richter Takenaka Moller et al.
$\begin{array}{c} 4,787,032 \ A\\ 4,794,526 \ A\\ 4,797,850 \ A\\ 4,803,621 \ A\\ 4,805,091 \ A\\ 4,809,169 \ A\\ 4,809,269 \ A\\ 4,810,989 \ A\\ 4,816,989 \ A\\ 4,816,989 \ A\\ 4,816,989 \ A\\ 4,816,989 \ A\\ 4,813,5738 \ A\\ 4,833,5738 \ A\\ 4,835,753 \ A\\ 4,837,682 \ A\\ 4,837,682 \ A\\ 4,833,841 \ A\\ 4,860,198 \ A\\ 4,868,735 \ A\\ 4,870,562 \ A\\ 4,870,562 \ A\\ \end{array}$	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 3/1989 4/1989 5/1989 6/1989 6/1989 8/1989 8/1989 9/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al. May Colvell et al. Niehaus et al. Mansfield et al. Culler Richter Takenaka Moller et al. Kimoto et al.
4,787,032 A 4,794,526 A 4,797,850 A 4,803,621 A 4,809,169 A 4,809,269 A 4,809,269 A 4,816,989 A 4,816,989 A 4,816,989 A 4,816,989 A 4,816,989 A 4,815,738 A 4,835,738 A 4,837,563 A 4,837,563 A 4,837,563 A 4,837,563 A 4,853,841 A 4,860,198 A 4,860,198 A 4,865,735 A 4,870,552 A 4,870,552 A 4,872,003 A	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 3/1989 3/1989 5/1989 5/1989 5/1989 6/1989 8/1989 8/1989 9/1989 10/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al. May Colwell et al. Niehaus et al. Mansfield et al. Culler Richter Takenaka Moller et al. Kimoto et al. Yoshida
$\begin{array}{c} 4,787,032 \ A\\ 4,794,526 \ A\\ 4,797,850 \ A\\ 4,803,621 \ A\\ 4,805,091 \ A\\ 4,809,169 \ A\\ 4,809,269 \ A\\ 4,810,9269 \ A\\ 4,816,989 \ A\\ 4,816,989 \ A\\ 4,816,996 \ A\\ 4,816,996 \ A\\ 4,816,996 \ A\\ 4,833,599 \ A\\ 4,835,738 \ A\\ 4,835,738 \ A\\ 4,837,563 \ A\\ 4,837,563 \ A\\ 4,837,563 \ A\\ 4,837,563 \ A\\ 4,857,35 \ A\\ 4,860,198 \ A\\ 4,860,198 \ A\\ 4,860,198 \ A\\ 4,860,152 \ A\\ 4,870,562 \ A\\ 4,870,562 \ A\\ 4,870,562 \ A\\ 4,872,003 \ A\\ 4,882,710 \ A\\ \end{array}$	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 3/1989 4/1989 5/1989 5/1989 6/1989 8/1989 8/1989 9/1989 9/1989 10/1989 11/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Hill et al. May Colwell et al. Mansfield et al. Culler Richter Takenaka Moller et al. Kimoto et al. Yoshida Hashimoto et al.
$\begin{array}{c} 4,787,032 \ A\\ 4,794,526 \ A\\ 4,797,850 \ A\\ 4,803,621 \ A\\ 4,805,091 \ A\\ 4,809,169 \ A\\ 4,809,269 \ A\\ 4,810,9269 \ A\\ 4,810,9269 \ A\\ 4,810,9269 \ A\\ 4,810,926 \ A\\ 4,810,926 \ A\\ 4,810,926 \ A\\ 4,813,5738 \ A\\ 4,835,738 \ A\\ 4,837,563 \ A\\ 4,837,563 \ A\\ 4,837,563 \ A\\ 4,837,562 \ A\\ 4,853,841 \ A\\ 4,868,735 \ A\\ 4,868,735 \ A\\ 4,870,562 \ A\\ 4,870,562 \ A\\ 4,870,562 \ A\\ 4,872,003 \ A\\ 4,827,10 \ A\\ 4,829,225 \ A\\ \end{array}$	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 4/1989 5/1989 6/1989 6/1989 8/1989 8/1989 9/1989 9/1989 10/1989 11/1989	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Hill et al. Hill et al. May Colwell et al. Niehaus et al. Mansfield et al. Culler Richter Takenaka Moller et al. Kimoto et al. Yoshida Hashimoto et al. Ellis, Jr. et al.
$\begin{array}{c} 4,787,032 \ A\\ 4,794,526 \ A\\ 4,797,850 \ A\\ 4,803,621 \ A\\ 4,805,091 \ A\\ 4,805,091 \ A\\ 4,809,269 \ A\\ 4,810,989 \ A\\ 4,816,996 \ A\\ 4,816,989 \ A\\ 4,816,989 \ A\\ 4,816,989 \ A\\ 4,813,599 \ A\\ 4,833,599 \ A\\ 4,837,563 \ A\\ 4,860,198 \ A\\ 4,868,735 \ A\\ 4,867,35 \ A\\ 4,872,003 \ A\\ 4,882,710 \ A\\ 4,882,710 \ A\\ 4,882,710 \ A\\ 4,890,225 \ A\\ 4,899,225 \ A\\ $	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 3/1989 4/1989 5/1989 6/1989 6/1989 8/1989 8/1989 9/1989 10/1989 11/1989 12/1989 2/1990	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al. May Colvell et al. Niehaus et al. Mansfield et al. Culler Richter Takenaka Moller et al. Kimoto et al. Yoshida Hashimoto et al. Ellis, Jr. et al. Sachs et al.
4,787,032 A 4,794,526 A 4,797,850 A 4,803,621 A 4,803,621 A 4,809,269 A 4,809,269 A 4,810,989 A 4,816,996 A 4,816,996 A 4,816,996 A 4,816,996 A 4,833,5738 A 4,835,738 A 4,835,753 A 4,837,682 A 4,876,755 A 4,872,003 A 4,882,710 A 4,890,225 A 4,990,225 A	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 3/1989 4/1989 5/1989 6/1989 6/1989 8/1989 8/1989 9/1989 9/1989 10/1989 11/1989 12/1989 2/1990 3/1990	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al. May Colvell et al. Niehaus et al. Mansfield et al. Culler Richter Takenaka Moller et al. Kimoto et al. Yoshida Hashimoto et al. Ellis, Jr. et al. Sachs et al.
4,787,032 A 4,794,526 A 4,797,850 A 4,803,621 A 4,803,621 A 4,809,169 A 4,809,269 A 4,810,989 A 4,816,989 A 4,816,989 A 4,816,989 A 4,816,989 A 4,816,989 A 4,837,563 A 4,870,552 A 4,870,552 A 4,890,225 A 4,907,225 A 4,907,225 A 4,907,003 A	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 3/1989 3/1989 5/1989 5/1989 5/1989 6/1989 6/1989 8/1989 9/1989 10/1989 11/1989 11/1989 12/1989 2/1990 3/1990	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al. May Colwell et al. Mansfield et al. Culler Richter Takenaka Moller et al. Kimoto et al. Yoshida Hashimoto et al. Ellis, Jr. et al. Sachs et al. Ikeda et al.
4,787,032 A 4,794,526 A 4,797,850 A 4,803,621 A 4,805,091 A 4,809,169 A 4,809,269 A 4,810,989 A 4,816,989 A 4,816,989 A 4,816,996 A 4,816,996 A 4,816,996 A 4,833,5738 A 4,837,563 A 4,837,563 A 4,837,563 A 4,837,563 A 4,837,562 A 4,857,35 A 4,870,562 A 4,900,7225 A 4,900,7225 A 4,900,703 A 4,912,632 A	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 3/1989 4/1989 5/1989 6/1989 6/1989 8/1989 8/1989 9/1989 9/1989 10/1989 11/1989 12/1989 2/1990 3/1990	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al. May Colwell et al. Nichaus et al. Mansfield et al. Culler Richter Takenaka Moller et al. Kimoto et al. Ellis, Jr. et al. Sachs et al. Gulick et al. Gach et al.
4,787,032 A 4,794,526 A 4,797,850 A 4,803,621 A 4,803,621 A 4,809,169 A 4,809,269 A 4,810,989 A 4,816,989 A 4,816,989 A 4,816,989 A 4,816,989 A 4,816,989 A 4,837,563 A 4,870,552 A 4,870,552 A 4,890,225 A 4,907,225 A 4,907,225 A 4,907,003 A	11/1988 12/1988 1/1989 2/1989 2/1989 2/1989 3/1989 3/1989 3/1989 3/1989 3/1989 5/1989 5/1989 5/1989 6/1989 6/1989 8/1989 8/1989 9/1989 10/1989 11/1989 11/1989 12/1989 3/1990	May et al. Amitai Kelly Thiel et al. Sfarti et al. Gulick Myers et al. Finn et al. Hill et al. May Colwell et al. Mansfield et al. Culler Richter Takenaka Moller et al. Kimoto et al. Yoshida Hashimoto et al. Ellis, Jr. et al. Sachs et al. Ikeda et al.

Page 3

4,926,323 A	5/1990	Baror et al.
4,931,748 A	6/1990	McDermott et al.
4,931,986 A	6/1990	Daniel et al.
4,933,835 A	6/1990	Sachs
4,942,553 A	7/1990	Dalrymple et al.
4,956,811 A	9/1990	Kajigaya et al.
4,959,782 A	9/1990	Tulpule et al.
4,967,326 A	10/1990	May
4,967,352 A	10/1990	Keida et al.
4,967,398 A	10/1990	Jamoua et al.
4,974,157 A	11/1990	Winfield et al.
4,979,102 A	12/1990	Tokuume
4,980,821 A	12/1990	Koopman et al.
4,988,892 A	1/1991	Needle
4,989,113 A	1/1991	Asal
4,989,133 A	1/1991	May et al.
4,989,135 A	1/1991	Miki
4,990,847 A	2/1991	Ishimaru et al.
5,008,816 A	4/1991	Fogg, Jr. et al.
5,013,985 A	5/1991	Itoh et al.
5,021,991 A	6/1991	MacGregor et al.
5,022,395 A	6/1991	Russie
5,022,595 A 5,023,689 A	6/1991	Sugawara
	7/1991	Edwards et al.
, ,	7/1991	Nicolai
, ,		
, ,	7/1991	Takahira et al. Kinter et al.
5,047,921 A	9/1991	
5,053,952 A	10/1991	Koopman, Jr. et al.
5,068,781 A	11/1991	Gillett, Jr. et al.
5,070,451 A	12/1991	Moore et al.
5,081,574 A	1/1992	Larsen et al.
5,091,846 A	2/1992	Sachs et al.
5,097,437 A	3/1992	Larson et al.
5,103,499 A	4/1992	Miner et al.
5,109,495 A	4/1992	Fite et al.
5,121,502 A	6/1992	Rau et al.
5,127,091 A	6/1992	Boufarah et al.
5,127,092 A	6/1992	Gupta et al.
5,134,701 A	7/1992	Mueller et al.
5,146,592 A	9/1992	Pfeiffer et al.
5,148,385 A	9/1992	Frazier
5,157,772 A	10/1992	Watanabe
5,179,689 A	1/1993	Leach et al.
5,179,734 A	1/1993	Candy et al.
5,226,147 A	7/1993	Fujishima et al.
5,237,699 A	8/1993	Little et al.
5,239,631 A	8/1993	Boury et al.
5,241,636 A	8/1993	Kohn
5,261,057 A	11/1993	Coyle et al.
5,261,082 A	11/1993	Ito et al.
5,261,109 A	11/1993	Cadambi et al.
5,325,513 A	6/1994	Tanaka et al.
5,339,448 A	8/1994	Tanaka et al.
5,353,417 A	10/1994	Fuoco et al.
5,353,427 A	10/1994	Fujishima et al.
5,379,438 A	1/1995	Bell et al.
5,410,654 A	4/1995	Foster et al.
5,410,682 A	4/1995	Sites et al.
5,414,862 A	5/1995	Suzuki et al.
5,421,000 A	5/1995	Fortino et al.
5,440,749 A	8/1995	Moore et al.
5,459,846 A	10/1995	Hyatt
5,511,209 A	4/1996 6/1996	Mensch, Jr. Moore et al
5,530,890 A 5,537,565 A		Moore et al. Hyatt
· · ·	7/1996 2/1997	Hyatt Moore et al
5,604,915 A 5,659,703 A	2/1997 8/1997	Moore et al. Moore et al.
5,784,584 A	8/1997 7/1998	Moore et al.
6,598,148 B1	7/2003	Moore et al.
0,550,140 DI	112003	moore et al.

FOREIGN PATENT DOCUMENTS

EP	0288649	11/1988
JP	58-25710 A	2/1983
JP	61-127228 A	6/1984
JP	61-138356 A	6/1986
JP	62-145413	6/1987
JP	05-189383	7/1998

OTHER PUBLICATIONS

Defendants' Brief Regarding Construction of Disputed Claim Terms of the 336 and 148 Patents filed Apr. 2, 2007 in 2:05–CV–494 (TJW).

Defendants' Brief Regarding Construction of Disputed Claim Terms of the 584 Patent filed Apr. 2, 2007 in 2:05–CV–494 (TJW).

Plaintiffs' Claim Construction Reply Brief filed Apr. 9, 2007 in 2:05–CV–494 (TJW).

Defendants' Unopposed Motion for Leave to File a Sur–Reply Brief Regarding Claim Construction filed Apr. 19, 2007 in 2:05–CV–494 (TJW).

Defendants' Sur–Reply Brief Regarding Construction of Disputed Claim Terms of the 336 Patent filed Apr. 29, 2007 in 2:05–CV–494 (TJW).

Declaration of Roger L. Cook in Support of Plaintiffs Technology Property Limited's and Patriot Scientific Corporations's Claim Construction Brief filed Mar. 19, 2007 in 2:05–CV–00494 (TJW).

Supplemental Declaration of Roger L. Cook in Support of Plaintiffs Technology Property Limited's and Patriot Scientific Corporations's Claim Construction Brief filed Apr. 9, 2007 in 2:05–CV–00494 (TJW).

Declaration of David J. Lender filed Apr. 2, 2007 in 2:05-CV-00494 (TJW).

Supplemental Declaration of Alvin M. Despain in Support of Plaintiffs' Reply Claim Construction Brief filed Apr. 9, 2007 in 2:05–CV–0049 (TJW).

Declaration of Alvin M. Despain in Support of Plaintiffs' Claim Construction Brief filed Mar. 19, 2007 in 2:05–CV–00494 (TJW).

Nakamura et al., "Microprocessors—Special Purpose," 1987 IEEE International Solid–State Circuits Conference, Feb. 26, 1987.

Transputer Reference Manual, INMOS Limited 1988.

Horwitz et al., "A 20–MIPS Peak, 32–bit Microprocessor with On–Chip Cache," *IEEE Journal of Solid State Circuits*, SC–22(5):790–799 (Oct. 1987).

Submicron Systems Architecture Project, Caltech Computer Science Technical Report, Nov. 1, 1991.

Stevens, C. W., "The Transputer," *IEEE*, pp. 292–300 (1985).

Bosshart et al., "A 533K–Transistor LISP Processor Chip", *IEEE Journal of Solid State Circuits*, SC–22(5): 808–819 (Oct. 1987).

Jguppi et al., "A 20 Mips Sustained 32b CMOS with 64b Data Bus," *IEEE Int'l Solid State Circuits Conf.*, pp. 84–86 (1989).

May, D., "The Influence of VLSI Technology on Computer Architecture," pp. 247–256.

"Motorola MC68HC11A8 HCMOS Single-Chip Microcomputer," table of contents and introduction (1985).

"Motorola MC146805H2, advance information," pp. 1–12. "MC68332 32–Bit Microcontroller System Integration User's Manual Preliminary Edition, Revision 0.8," (1989). The Ring Oscillator VCO Schematic.

Page 4

"INMOS T800 Transputer Data Sheet," (Apr. 1987).

"INMOS T414 Transputer Preliminary Data Sheet," (Feb. 1987).

"INMOS T212 Transputer Preliminary Data Sheet," (Aug. 1987).

"INMOS M212 Disk Processor Product Overview," (Oct. 1987).

Budinich et al., eds. International Conference on the Impact of Digital Microelectronics & Microprocessors on Particle Physics, pp. 204–213 (1988).

INMOS Presentation given at Jun. 15, 1988 Workshop on Computer Architecture.

Moore, P., "INMOS Technical Note 15: IMS B005 Design of a Disk Controller board with drives," Dec. 3, 1986.

Matthys R. J., Crystal Oscillator Circuits, pp. 25-64 (1983).

Elliot et al., eds. *Scientific Applications of Multiprocessors* Prentice Hall (1988).

Transputer Reference Manual, Cover page, Introduction and pp. 73and 96, INMOS Limited (1988).

"INMOS IMS T414 Transputer," (Jun. 1987).

"INMOS IMS T414 Engineering Data," pp. 107-163.

"INMOS Engineering Data, IMS T414M Transputer, Extended Temperature," (Aug. 1987).

"SM550 High Speed CMOS 4-bit Microcomputer SM-550 Series," (1982) document in Japanese.

"MC88100 RISC Microprocessor User's Manual," Motorola (1989).

Mead et al., eds., *Introduction of VLSI Systems*, Addison Wesley Publishers, (1980).

Moelands, A. P. M., "Serial I/O with the MA B8400 series microcomputers," *Electronic Components and Applications*, 3(1):38–46 (1980).

Stanley, R. C., "Microprocessors in brief," *IBM J. Res. Develop.*, 29(2):110–118 (Mar. 1985).

"MC68332 User's Manual," Motorola (1995).

"TMS370 Microcontroller Family User's Guide," Texas Instruments (1996).

"INMOS Preliminary Data IMS T800 transputer," (Apr. 1987).

"INMOS Engineering Data IMS T212 transputer Preliminary," (Aug. 1987).

"INMOS Product Overview IMS M212 disc processor," (Oct. 1987).

"MN18882 LSI User's Manual," (document in Japanese).

"MN1880 (MN18882) Instruction Manual," (document in Japanese).

"MN188166 User's Manual," (document in Japanese).

Paker, Y., Multi-Processor Systems, pp. 1-23 (1983).

"HP Sacajawea External Reference Specification Preliminary Version 1.1," (Jan. 14, 1987).

"Data sheet MOS Integrated Circuit uPD75008," NEC (1989).

Product Brochure by Motorola for MC146805H2.

Shyam, M., "Hardware External Reference Specification for Enhanced Champion/Paladin," Revision of Nov. 11, 1986. Fish deposition transcript, vols. 1 and 2, held Jun. 25, 2007 and Jun. 26, 2007 in case No. 2–05CV–494 (TJW).

Exhibit 4 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); memo of Sep. 12, 1992 Fish to Higgins re: ShBoom Patents.

Exhibit 5 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); letter of Sep. 11, 1992 Higgins to Falk re: patent application for High Performance Low Cost Microprocessor.

Exhibit 6 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); letter of Sep. 30, 1992 Higgins to Falk re: patent application for High Performance Low Cost Microprocessor.

Exhibit 8 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); Mostek 1981 3870/F8 Microcomputer Data Book (1981).

Exhibit 9 to Fish deposition of Jun. 25-26, 2007 in case No. 2-05CV-494 (TJW); "IC Master 1980", pp. 2016–2040, published by Fairchild (1980).

Exhibit 10 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); letter of May 12, 1992, Fish to Higgens.

Exhibit 12 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); Agreement executed Jan. 3, 1989 between PTA Inc. and Chuck Moore, dba Computer Cowboys.

Exhibit 13 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); Oki japan MSH–Boom 96000 Schematic (Jul. 13, 1989).

Exhibit 14 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); Assignment of U.S. Appl. No. 07/389, 334 from Fish to Fish Family Trust.

Exhibit 15 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); Stock Purchase and Technology Transfer Agreement between Fish Family Trust, Helmut Falk, and Nanotronics Corporation (Aug. 16, 1991).

Exhibit 16 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); fax of Jul. 16, 2004Mmarshall to Suanders and Heptig w/ attached Jul. 15, 2004 memo from Beatie re: Fish and Moore.

Exhibit 17 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); Fax of Jul. 29, 2004, Heptig to Marshall with attached executed agreement.

Exhibit 18 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); Plaintiffs' Second Amended Complaint filed Sep. 22, 2006 in 3:06–CV–00815.

Exhibit 19 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); Settlement Agreement between Patriot Scientific Corporation, Fish, and the trustee of Fish Family Trust.

Exhibit 21 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); Comparisons of RISC Chips (Dec. 11, 1988).

Exhibit 22 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); VL86C010 An Affordable 32–bit RISC Microprocessor System, VLSI Technology, Inc.

Exhibit 23 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); VY86Cxxx ARM 32–Bit CMOS product literature, EDN (Nov. 21, 1991).

Exhibit 24 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); letter of Apr. 26, 1989 Ireland to Fish w/ copy of Apr. 17, 1989 article in Electronic News titled "35ns 256K Device, VLSI Debuts SRAM Designed With Hitachi.".

Exhibit 28 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); Introduction to RISC Technology, LSI Logic Corporation (Apr. 1988).

Exhibit 29 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); "SH–Boom Patent Documentation," (Jun. 21, 1989).

Exhibit 30 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); "Sh–Boom Licensing Strategy," (Jan. 19, 1990).

Case: 16-1306 Document: 60 Page: 124 Filed: 03/10/2016

US 5,809,336 C1

Page 5

Exhibit 31 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); "Transputer Includes Multiprocessing protocol," Jan. 2, 1991.

Exhibit 32 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); article titled "INMOS details next Transputer," (Apr. 18, 1991).

Exhibit 33 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); Articles from Electronic World News. Exhibit 35 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); INMOS Preliminary Data IMS T414

transputer. Exhibit 36 to Fish deposition of Jun. 25–26, 2007 in case No. $2-05\mathrm{CV}-494~(\mathrm{TJW});$ Comparison of Intel 80960 and

Sh–Boom Microprocessors (1989). Exhibit 37 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); Memo of Jul. 13, 1989, Fish to Chu w/ attached comparison of MIPS 2000 to Sh–Boom.

Exhibit 38 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); fax of Jun. 10, 1992 Fish to Higgins w/ attached document titled State of the Prior Art ShBoom Microprocessor.

Exhibit 39 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); Apr. 12, 1989 Time and Responsibility Schedule.

Exhibit 40 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); handwritten note.

Exhibit 41 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); memo of Jun. 1989 to PT Acquisitions, Inc. re: fees due for searches conducted.

Exhibit 42 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); memo of Jun. 28, 1992 Fish to Higgins re: Dialog Patents re: ShBoom.

Exhibit 43 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); letter of Aug. 6, 1998 Haerr to Turner transmitting documents.

Exhibit 44 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); Declaration of Moore re: U.S. Appl. No. 08/484,918.

Exhibit 45 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); fax of Nov. 3, 1989, Leckrone to Fish with attached draft license agreement between PT Acquisitions and Oki Electric Industries.

Exhibit 46 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); letter of Nov. 29, 1989 Fish to Slater re: Japanese "borrowing" Sh–Boom 50 MHz RISC Chip.

Exhibit 47 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); letter of Dec. 29, 1989 Leckrone to Fish re: ShBoom project.

Exhibit 48 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); letter of Jul. 16, 1990 Fish to Leckron re: attorney client relationship and conflict of interest.

Exhibit 49 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); letter of Jul. 24, 1990 Leckrone to Fish re: letter of Jul. 16, 1990 (EX 48).

Exhibit 50 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); letter of Aug. 27, 1990 Moore to Fish re: ShBoom confidentiality.

Exhibit51 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); PT Acquisitions / Alliance Semiconductor Corp. Manufacturing Agreement (Jul. 20 1990).

Exhibit 52 to Fish deposition of Jun. 25–26, 2007 in case No. 2–05CV–494 (TJW); letter of Feb. 6, 1990 to PT Acquisitions from Dun & Bradstreet Receivable Recovery Systems re: final notice for payment of account.

National Semiconductor HPC16400/HPC36400/HPC46400 High–Performance microControllers with HDLC Controller product literature.

NEC Data Sheet Mos Integrated Circuit uPD7225 Programmable LCD Controller/Driver. Part Nos. uPD7225G00, uPD7225G01, uPD7225GB–3B7.

NEC Electronics Inc. High–End, 8–Bit, Single–Chip CMOS Microcomputers product literature.

NEC Electronics Inc. uPD78C10/C11/C14 8–Bit, Single–Chip CMOS Microcomputers with A/D Converter product literature.

NEC Electronics Inc. Microcomputer Products Single–Chip Products Data Book vol. 1 of 2 cover page.

NEC Electronics Inc. Microcomputer Products Microprocessors, Peripherals, & DSP Products Data Book vol. 2 of 2 cover page.

NEC Electronics Inc. MOS Integrated Circuit uPD70208H, 70216H Data Sheet, V40HL, V50HL, 16/8; 16–Bit Microprocessor.

NEC Electronics Inc. MOS Integrated Circuit uPD7225 Programmable LCD Controller/Driver.

Signetics Microprocessor Data manual cover page.

Signetics Microprocessor Products Data manual, 8×330 Floppy Disk Formatter/Controller product specification.

Signetics Microprocessor Products Data manual, SC96AH Series Single–Chip 16–Bit Microcontrollers preliminary specification.

Realtime DSP; The TMS320C30 Course, Revision 3 (educational document re programming Digital Signal Processor microprocessor).

Texas Instruments TMS320C30 Digital Signal Processor product literature.

Texas Instruments TMS320C30 Digital Signal Processor product literature.

Texas Instruments TMS34010 Graphics System Processor product literature.

Texas Instruments TMS320 DSP Designer's Notebok, Using a TMS320C30 Serial Port as an Asynchronous RS-232 Port Application Brief: SPRA240.

UK application 8233733 as filed Nov. 26, 1982.

Office Action of Jan. 31, 2000 in U.S. Appl. No. 09/124,623.

TPL Infringement Contention for the TLCS–900/L Series.

TPL Infringement Contention for Toshiba Microcontroller.

TPL Infringement Contention for Toshiba TC35273.

Duell, C. H., "Everything that can be invented has been invented," 2 pages downloaded from http://www.tplgroup. net/patents/index.php.

Alliacense Product Report, NEC Microcontroller, UPD789473, B Bit Microcontroller, pp. 1–38.

Mostek Corp., Advertisement, EDN, Nov. 20, 1976.

Guttag, K.M., "The TMS34010: An Embedded Microprocessor," *IEEE Micro*, 8(3):39–52 (May 1988).

"8–Bit Single–Chip Microprocessor Data Book," Hitachi America Ltd., Table of Contents and pp. 251–279) Jul. 1985).

Request for Reexamination of U.S. Patent 6,598,148 as filed Sep. 21, 2006.

Office action of Nov. 22, 2006 in application No. 90/008, 227.

Toshiba TLCS–42, 47, 470 User's Manual Published in Apr. 1986.

Fukui et al., "High Speed CMOS 4-bit Microcomputer SM550 Series," published 1982, 1983.

Page 6

Intel 80386 Programmer's Reference Manual, published by Intel (1986).

Fairchild Microcomputers, F8/3870, F6800, Bit Slice, IC Master 1980, pp. 1, 2016–2040 (1980).

Mostek Corp., "Mostek 1981 3870/F8 Microcomputer Data Book", Feb. 1981, pp. III–76 through III–77, III–100 through III–129, and VI–1 through VI–31.

IBM Systems Reference Library, IBM System/360 Model 67 Functional Characteristics, File No. S360–01, Form A27–2719–0, published by IBM (1967).

Anderson, D.W., The IBM System/360 Model 91: Machine Philosophy and Instruction Handling, IBM Journal, (1967). GE–625/ 635 Programming Reference Manual, revised Jan. 1966.

ClipperTM 32–Bit Microprocessor, Introductions to the Cliper Architecture, published by Fairchild in 1986.

Simpson et al., "The IBM RT PC Romp processor and memory management unit architecture," *IBM systems Journal*, 26(4):346–360.

M68300 Family MC68332 User's Manual, published by Motorola, Inc. in 1995.

Ditzel et al., "The Hardware Architecture of the Crisp Microprocessor," AT & T Information Systems, ACM, pp. 309–319 and table of contents (1987).

i860 64–Bit Microprocessor, published by Intel Corporation Feb. 1989.

Rau et al., "The Cydra 5 Departmental Supercomputer, Design Philosophies, Decisions, and Trade–offs," *IEEE* pp. 12–36 (1989).

Datasheet for Intel 4004 Single Chip 4–Bit 9–Channel Microprocessor, pp. 8–15 to 8–23.

Intel MCS-4 Micro Computer Set (Nov. 1971).

Intel 8008 8–Bit Parallel Central Processor Unit published by Intel (Nov. 1972).

iAPX 386 High Performance 32–Bit Microprocessor Product Review, published by Intel (Apr. 1984).

Intel 80386 Programmer's Reference Manual, published in Intel (1986).

Motorola MC68020 32–Bit Microprocessor User's Manual (1984).

Thornton, J. E., "Design of a Computer, The Control Data 6600," published by Advanced Design Laboratory (1970).

6400/6500/6600 Computer Reference Manual, published by Control Data® (1965, 1966, 1967).

Grishman, R., "Assembly Language Programming for the Control Data 6600 and Cyber Series Algorithmics".

Hennessy et al., "MIPS: A Microprocessor Architecture," *IEEE*, pp. 17–22 (1982).

Hennessy et al., "Hardware/software tradeoff for increased performance," *Proceedings of the Symposium on Architectural Support for Programming Languages and Operating Systems*, pp. 2–11, ACM, Apr. 1982.

Hennessy et al., "MIPS: A VLSI Processor Architecture, Technical Report 223," Computer Systems Laboratory, Department of Electrical Engineering and Computer Science, Standford University Nov. 1981.

Gross et al., "Measurement and evaluation of MIPS architecture and processor," *ACM Trans. Computer Systems*, pp. 229–257 Aug. 1988.

Bit Spare Integer Unit B5000 Datasheet attached to a presentation by Anant Agrawal in 1989.

Sequin et al., "Design and Implementation of RISC1," pp. 276–298 from *VLSI Architecture*, B. Randell and P.C. Treleaven, editors, Prentice Hall, 1983.

Ungar et al., "Architecture of SOAR: Smalltalk on a RISC," *Proceedings of the 11th Annual International Symposium on Computer Architecture ISCA '84.* ACM Press, New York, NY, pp. 188–197 (1984).

Cray–I Computer System Hardware Reference Manual, Publication No. 2240004, Rev C, Nov. 4, 1997.

Acorn Computers, Ltd., Acorn RISC Machine CPU Software Manual, Issue 1.00 Oct. 1985.

Patterson et al., "Architecture of a VLSI Instruction Cache for A RISC," *ACM*, pp. 108–116 (1983).

Patterson, D. A., "Reduced Instruction Set Computers" Communication of the ACM, 28(1):8–21, Jan. 1985.

Patterson, D. A., "RISC watch", pp. 11-19 (Mar. 1984).

Sherburne, R. W., "Processor Design Tradeoffs in VLSI," U.C. Berkeley, May 1984. PhD Dissertation.

Excerpt from A Seymour Cray Perspective http://research. Microsoft.com/users/gbell/craytalk/std001.htm (Slide 1).

Excerpt from A Seymour Cray Perspective http://research. microsoft.com/users/gbell/craytalk/std029.htm (Slide 29). RISC Roots: CDC 6600 (1965).

http://www.bitsavers.org/pdf/tdc/6x00/.

Simpson, R.O., "The IBM RT Personal computer," *BYTE*, 11(11):43–78 (Oct. 1986).

Ryan, D.P., "Intel's 80960: An Architecture Optimized for Embedded Control," *IEEE, Micro*, published in Jun. 1988. Waters, F., "IBM RT Personal Computer Technology," IBM Corp. 1986.

Alliacense Product Report, USP 5784584, TLCS–900/H1 Series TMP92C820, Toshiba Microcontroller TMP92C820 / TLCS–900/H1 Series 16–bit Microcontroller, pp. 1–9, filed Aug. 14, 2006 in 2:05–CV–00494–TJW.

Alliacense Product Report, NEC Microcomputer, USP 5784584, V850E2 32 Bit Microcontroller, pp. 1–8 (2006).

"8 bit Dual 1-chip Microcomputer MN1890 Series User's Manual," translation of original Japanese language document, by Matsushita Electric Industrial Co., Ltd. Semiconductor Sales Division.

Sibigtroth, J. M., "Motorola's MC68HC11: Definition and Design of a VLSI Microprocessor," *IEEE Micro* 4(1):54–65 (1984).

"Specification Sheet, MN18882 (Book)," translation of the Japanese language original, Code No. MIG0175, Matsushita Electronics Industry Corporation, Microcomputer Products Division, Oct. 2, 1990.

"DS5000 Soft Microcontroller User's Guide Preliminary V 1.0," Dallas Semiconductor.

MN188166 User's Manual, Japanese language document with English translation.

Alliacense Product Report—Preliminary Review, USP 5,440,749; GPS Car Navigation Main Processor.

Alliacense Product Report—Preliminary Review, USP 5,440,749; GSP Navigation System GPS Chipset.

Alliacense Product Report—Preliminary Review, USP 5,440,749; GPS Navigation System Main Microprocessor.

Alliacense Product Report—Preliminary Review, USP 5,440,749; Kyocera Digital Camera Finecam S3R Image Processor.

Alliacense Product Report—Preliminary Review, USP 5,440,749; PDA/Mobile Navigation, GPS Processor.

Motorola MC68020 32–bit Microprocessor User's Manual, 2nd Edition, Rev. 1, Prentice–Hall, 1985.

Barron et al., "The Transputer," *Electronics*, pp. 109–115 (1983).

Page 7

Burroughs Corporation, "Burroughs B7700 Systems Reference Manual," 1973.

Fiasconaro, J., "Microarchitecture of the HP9000 Series 500 CPU," *Microarchitecture of VLSI Computers, NATO ASI Series No. 96*, Antognetti, eds., pp. 55–81.

MacGregor et al., "The Motorola MC68020," *IEEE Micro*, 4(4):103–118 (1984).

Best et al., "An Advanced–Architecture CMOS/SOS Microprocessor", IEEE Micro, vol. 2, No. 3, vol. 2, No. 3 (Jul. 1982), pp. 10–26.

Technology Properties Limited (TPL), Moore Microprocessor Patent (MMP) Portfolio, downloaded from <<www.tplgroup.net/patents/index.php>> downloaded on Aug. 3, 2006, 3 pages total.

Acorn's RISC Leapfrog, Acorn User special issue, Jun. 1987; 59: 149–153.

Agrawal, et al., "Design Considerations for a Bipolar Implementation of SPARC," Compcon Spring apos;88. Thirty–Third IEEE Computer Society International Conference, Digest of Papers, Feb. 29–Mar. 3, 1988, pp. 6–9.

Agrawal, "An 80 MHz Bipolar ECL Implementation of SPARC," Sun Microsystems, Inc., Jun. 25, 1989, 40 pages total.

ARM Datasheet, Part No. 1 85250 0360 0, Issue No. 1 (Mar. 17, 1987).

Atmel SPARC Instruction Set, "Assembly Language Syntax," Rev. 4168C–AERO–08/01, 2002.

Bagula, "A 5V Self–Adaptive Microcomputer with 16Kb of #2 Program Storage and Security," IEEE International Solid–State Circuit Conference, 1983, pp. 34–35.

Bayko, Great Microprocessors of the Past and Present (V 11.7.0), downloaded from: <<htp://web.archive.org/web/20010107210400/http://bwrc.eecs.berkeley.edu/CIC/Ar-

chive/cup_history.html>>, Feb. 2007, 60 pages total.

Books Review: Operating Systems A Systematic View, William S. Davis, Addison–Wesley Publishing Company, Inc., 1987; 26(4):453–454.

Bourke, "Character Synchronization During Overrun Conditions," Delphion, IBM Technical Disclosure Bulletin, Dec. 1977.

Burroughs Corporation, "Burroughs B5500 Information Processing System Reference Manual," 1973.

CAL Run Fortran Guide, University of California, Computer Center, Berkeley, 292 pages total, (Sep. 1974).

CDC 6000 Computer Systems—Cobol Instant 6000, Version 3; Control Data Publication No. 60327600A (Apr. 1971).

CDC 6000 Computer Systems, 7600 Computer Systems: Fortran Extended Instant 6000 Version 3, 7600 Version 1; Control Publication No. 60305900A (May 1971).

CDC 6000 Computer Systems/7600 Computer Systems: Fortran Extended Reference Manual, 6000 Version 3, 7600 Version 1; Control Data Publication No. 60329100, Revision D (1972).

CDC 6000 Series Computer System, 6642 Distributive Data Path Operation and Programming Reference Manual; Control Data Publication No. 60376300C (Mar. 1979).

CDC 6000 Series Computer Systems—Chippewa Operating System Documentation, vol. I, Preliminary Edition (updated May 1966).

CDC 6000 Series Computer Systems—Chippewa Operating System Documentation, vol. II, Preliminary Edition, Peripheral Packages and Overlays (Oct. 1965). CDC 6000 Series Computer Systems—Chippewa Operating System Documentation, vol. III, Preliminary Edition, DSD—The Systems Display, (Nov. 1965).

CDC 6000 Series Computer Systems Ascent General Information Manual; Control Data Publication No. 60135400 (Feb. 66).

CDC 6000 Series Computer Systems Chippewa Operating System Reference Manual; Control Data Publication No. 60134400 (Dec. 1965).

CDC 6000 Series Computer Systems Hardware Reference Manual; Control Data Publication No. 60100000 (Aug. 1978).

CDC 6000 Series Computer Systems/ 7600 Computer System: 6000 Compass Version 2, 7600 Versions 1 & 2 Reference Manual; Control Data Publication No. 60279900, Revision D, (1970, 1971, 1972).

CDC 6000 Series Computer Systems: Chippewa Operating System Fortran Reference Manual; Control Data Publication No. 60132700A (May 1966).

CDC 6000 Series Computer Systems: Peripheral Equipment Reference Manual; Control Data Publication No. 60156100, Revision J (Mar. 1970).

CDC 6000 Series Computer Systems: Site Preparation and Installation Manual; Control Data Publication No. 60142400, Revision B (Sep. 1965).

CDC 6000 Series Computer Systems: Fortran Extended General Information, Control Data Publication No. 60176400 (Oct. 1966).

CDC 6000 Series Fortran Extended 4.0, Internal Maintenance Specifications, (1971).

CDC 6000 Series Introduction and Peripheral Processors Training Manual, Second Edition, Control Data Publication No. 60250400 (Nov. 1968).

CDC 6400 Central Processor, Control Data Publication No. 60257200 (Feb. 1967).

CDC 6400/6500/6600 Ascent-to-Compass Translator; Control Data Publication No. 60191000 (Mar. 1967).

CDC 6400/6500/6600 Computer System Input/Output Specification; Control Data Publication No. 60045100 (Sep. 1967).

CDC 6400/6500/6600 Computer System Instant SMM; Control Data Publication No. 60299500 (Nov. 1969).

CDC 6400/6500/6600/ Computer Systems Compass Reference Manual; Data 60190900, Revision B (Mar. 1969).

CDC 6400/6500/6600 Computer Systems Reference Manual; Control Data Publication No. 60100000, Revision K (Aug. 1970).

CDC 6400/6500/6600 Extended Core Storage Systems Reference Manual; Control Data Publication No. 60225100, (Feb. 1968).

CDC 6400/6500/6600 Jovial General Information Manual; Control Data Publication No. 60252100A (Mar. 1969).

CDC 6400/6500/6600 Computer Systems: Ascent/Asper Reference Manual; Control Data Publication No. 60172700 (Jul. 1966).

CDC 6400/6600 Fortan Conversion Guide; Data Publication No. 60175500 (Aug. 1966).

CDC 6400/6600 Systems Bulletin (Oct. 10, 1968), 84 pages. CDC 6400/6600, Export/Import 8231 Reference Manual; Data Publication No. 60189100 (Apr. 1967).

CDC 6600 Central Processor vol. 1; Control & Memory; Data Control Publication Nol. 021067 (Mar. 1967).

CDC 6600 Central Processor, vol. 2, Functional Units; Control Data Publication No. 60239700 (Mar. 1967).

Page 8

CDC 6600 Chassis Tabs; Control Data Publication No. 63016700A (Apr. 1965).

CDC 6600 Chassis Tabs; Control Data Publication No. 63019800 (Mar. 1965).

CDC 6600 Chippewa Operating System; Control Data Publication No. 60124500, Revision C (Apr. 1965).

CDC 6600 Computer System 6601 A–J, 6613A/B/C, 6604A/B/C, 6614–A/B/C/ Central Processor (including Functional Units) vol. 1, Diagrams & Circuit Description; Control Data Publication No. 60119300BT (Jan. 1968).

CDC 6600 Computer System 6601 A–J, 6613A/B/C, 6604A/B/C/, 6604A/B/C/, 6614–A/B/C Peripheral and Control Processor/Central Memory/Clock/Extended Core Storage Coupler (Std Opt 10102 and/or Spec Opt 60080)/Power Wiring, vol. 2, Diagrams & Circuit Descriptions; Control Data Publication No. 60119300BT (Jan. 1968).

CDC 6600 Computer System Operating System/Reference Manual, SIPROS66, 1st ed.; Control Data Publication No. 60101800A (1965).

CDC 6600 Computer System Programming System/Reference Manual, vol. 1. Ascent; Control Data Publication No. 601016008 (1965).

CDC 6600 Computer System Programming System/Reference Manual, vol. 2, Asper; Control Data Publication No. 60107008 (1965).

CDC 6600 Computer System Programming vol. 3, Fortran 66; Control Data Publication No. 60101500B (1965).

CDC 6600 Computer Training Manual vol. 2, Preliminary Edition, Section 7.2 Shift Functional Units, 164 pages.

CDC 6600 Data Channel Equipment 6602–B/6612–A, 6603–B, 6622–A, 6681–B, 6682–A6683–A, S.O. 60022, 60028, 60029, Diagrams & Circuit Description' Control Data Publication No. 60125000, Revision G (Jun. 1966).

CDC 6600 Training Manual; Control Data Publication No. 60147400, Revision A (Jun. 1965).

CDC 6603—A/B/C Disk File Controller Reference Manual; Control Data Publication No. 60334000 (1970).

CDC 6638 Disk File Subsystem Training Supplement; Control Data Publication 602500800A (Oct. 1968).

CDC 6638 Disk File System Standard Option 10037–A, 6639–A/B File Controller—Diagrams and Circuit Description/Maintenance/Maintenance Aids/Parts List/Wire Lists/ Chassis Tabs; Control Data No. 60227300, Revision H (Mar. 1974).

CDC 6639—A/B Disk File Controller Reference Manual; Control Data Publication No. 60334100E (Aug. 1973).

CDC 6639 Disk Controller Training Manual Test Edition (Sep. 1967), 28 pages.

CDC APL Version 2 Reference Manual, CDC Operating Systems :NOS; Control Data Publication No. 60454000F (Nov. 1980).

CDC Basic Version 3 Reference Manual: NOS 1 & NOS/BE 1; Control Data Publication No. 19983900G (Oct. 1980).

CDC Chippewa Operating System, Document Class ERS, System No. E012, Version 1.1; External Reference Specifications—Chippewa Operating System, (Jun. 1966).

CDC Chippewa Operating System, Document Class SIR, System No. E012, Version 1.0, (Mar. 3, 1966).

CDC Chippewa Operating System, Document Class SIR, System No. E012, Version 1.1, (Mar. 3, 1966).

CDC Cobol Version 4 Instant Manual, Cyber 170 Series, Cyber 70 Models 72, 73, 74, 6000 Series; Control Data Publication No. 60497000A (Feb. 1976). CDC Cobol Version 5 Instant Manual, Operating Systems: NOS 1/BE 1; Control Data Publication No. 60497300B (Feb. 198).

CDC Codes/Control Data 6400/6500/6600 Computer Systems; Control Data Publication No. 60141900, Revision C (1966, 1967).

CDC Codes/Control Data 6400/6500/6600/6700 Computer Systems; Control Data Publication No. 60141900, Revision D (1966, 1967).

CDC Codes/Control Data 6600; Control Data Publication No. 60141900, Revision A (May 1965).

CDC Compass Version3 Instant, Operating Systems: NOS 1, NOS 2, NOS/BE 1, Scope 2; Control Data Publication No. 60492800D (Jun. 1982).

CDC Course No. FH4010–1C, NOS Analysis, Student Handbook, Revision C (Apr. 1980).

CDC Course No. FH4010–4C NOS Analysis, Study Dump (Apr. 1980).

CDC Cyber 170 Models 720, 730, 740, 750 and 760 Model 176 (Level B/C) Computer Systems, Codes; Control Data Publication No. 60456920C, (Jun. 1981).

CDC Cyber 70 Computer Systems Models 72, 73, 74, 6000 Computer Systems: Fortran Reference Manual Models 72, 73, 74 Version 2.3, 6000 Version 2.3; Control Data Publication No. 19980400, Revision F (Jul. 1972).

CDC Cyber 70 Computer Systems Models 72, 73, 74, 76, 7600 Computer System, 6000 Computer Systems—ALGOL Reference Manual, Cyber 70 Series Version 4, 6000 Series Version 4, 7600 Series Version 4; Control Data Publication No. 60384700A (Aug. 1973).

CDC Cyber 70 Computer Systems Models 72, 73, 74, 76, 7600 Computer System, 6000 Computer Systems: Cobol Instant Models 72, 73, 74 Version 4, Model 76 Version 1, 6000 Version 4; Control Data Publication No. 60328400A (Dec. 1971).

CDC Cyber 70 Computer Systems Models 72, 73, 74, 76, 7600 Computer System, 6000 Computer Systems: Fortran Extended Instant Models 72, 73, 74 Version 4, Model 76 Version 2, 7600 Version 2, 6000 Version 4; Control Data Publication No. 60357900A (Nov. 1971).

CDC Cyber 70 Computer Systems Models 72, 73, 74, 76 7600 Computer System, 6000 Computer Systems: Fortran Extended Reference Manual Models 72, 73, 74 Version 4, Model 76 Version 2, 6000 Version 4; Control Data Publication No. 60306600A (Oct. 1971).

CDC Cyber 70 Series 6000 Series Computer Systems: APL *Cyber Reference Manual; Control Data Publication No. 19980400B (Jul. 1973).

CDC Cyber 70 Series Computer Systems 72, 73, 74, 6000 Series Computer Systems—Kornos 2.1 Workshop Reference Manual; Control Data Publication No. 97404700D (1976).

CDC Cyber 70 Series Models 72/73/74, 6000 Series Computer Systems, Krono 2.1 Operator Guide; Control Data Guide; Control Data Publication 60407700A (Jun. 1973).

CDC Cyber 70 Series Models 72/73/74, 6000 Series Computer Systems, Kronos 2.1 Installation Handbook; Control Data Publication No. 60407500A (Jun. 1973).

CDC Cyber 70 Series Models 72/73/74, 6000 Series Computer Systems, Kronos 2.1 Time–Sharing User's Reference Manual; Control Data Publication No. 60407600B (May 1974).

Page 9

CDC Cyber 70/ Model 76 Computer System, 7600 Computer System: Fortran Run, Version 2 Reference Manual; Control Data 60360700C (May 1974).

CDC Cyber Interactive Debug Version 1 Guide for Users of Fortran Extended Version 4, CDC Operating Systems: NOS 1, NOS/ BE1, Control Data Publication No. 60482700A (Feb. 1979).

CDC Cyber Interactive Debug Version 1 Guide for Users of Fortran Version 5, Operating Systems: NOS 1, NOS/ BE 1; Control Data Publication No. 6048100C (Sep. 1984).

CDC Cyber Interactive Debug Version 1 Reference Manual, NOS 1, NOS 2, NOS/ BE 1; Data Control Publication No. 60481400D (Jun. 1984).

CDC Cyber Loader Version 1 Instant, CDC Operating System NOS1, NOS/ BE 1; Control Data Publication No. 60449800C (Aug. 1979).

CDC Disk Storage Subsystem—Operation and Programming Manual; Control Data Publication No. 60383900, Version T (1972–1980).

CDC Fortran Extended 2.0, Document Class ERS, System No. C012, (Dec. 1966).

CDC Fortran Extended 2.0, Document Class IMS, Internal Maintenance Specifications—64/65/6600 V Fortran Extended Version 2 (Mar. 1969).

CDC Fortran Extended Version 4 Instant Manual, Operating Systems: NOS 1, NOS/BE, 1 Scope 2; Control Data Publication No. 60497900B (Jun. 1981).

CDC Fortran Extended, Sales Technical Memorandum (May 1967).

CDC Fortran Version 5 Instant, CDC Operating System: NOS 1, NOS/ BE 1, Scope 2; Control Data Publication No. 60483900A (Jan. 1981).

CDC GED Fortran Extended 1.0, Product No. C012, Dept. No. 254, Project No. 4P63FTN (Aug. 1967).

CDC Instant 6400/3500/6500 Simula; Control Data Publication No. 60235100, Revision A (Feb. 1969).

CDC Instant 6400/6500/6600 Compass; Control Data Publication No. 60191900, Revision A (1968).

CDC Instant Fortran 2.3 (6000 Series); Data Publication No. 60189500D (May 1969).

CDC Internal Maintenance Specification; Fortran V5.; Control Data Publication No. 77987506A.

CDC Internal Maintenance Specification; Fortran V5.; Control Data Publication No. 77987506A.

CDC Kronos 2.1 Reference Manual vol. 1 of 2; Control Data Cyber 70 Series Models 72/73/74, 6000 Series Computer Systems; Control Data Publication No. 60407000D (Jun. 1975).

CDC Kronos 2.1 Time–Sharing User's Reference Manual, Cyber 70 Series Models 72, 73, 74, 6000 Series Computer Systems; Control Data Publication No. 60407600D (Jun. 1975).

CDC Model dd 60A Computer Control Console/Customer Engineering Manual; Control Data Publication No. 82100010 (Mar. 1965).

CDC Model dd60b Computer Control Console/Customer Engineering Manual/ Control Data Publication No. 82103500 (Feb. 1967).

CDC Network Products: Network Access Method Version 1, Network Definition Language Reference Manual; Control Data Publication No. 60480000J (May 1981).

CDC Network Products: Network Terminal User's Instant— Operating System NOS 1; Control Data Publication No. 60456270C, (Oct. 1980). CDC NOS 2 Operations Handbook; Control Data Publication No. 60459310, (Aug. 1994).

CDC NOS Version 1 Applications Programmer's Instant, CDC Computer Systems; Cyber 170 Series, Cyber 70 Models, 71, 72, 73, 74, 6000 Series; Control Data Publication No. 60436000H (Jan. 1980).

CDC NOS Version 1 Internal Maintenance Specification vol. 1 of 3; Control Data Publication No. 60454300B (Aug. 1979).

CDC NOS Version 1 Internal Maintenance Specification vol. 2 of 3; Control Data Publication No. 60454300B (Aug. 1979).

CDC NOS Version 1 Internal Maintenance Specification vol. 3 of 3; Control Data Publication No. 60454300B (Aug. 1979).

CDC NOS Version 1 Operator's Guide, CDC Computer Systems: Cyber 170 Series, Cyber 70 Model 71, 72, 73, 74, 6000 Series (Dec. 1980).

CDC NOS Version 1 Reference Manual vol. 1 of 2, CDC Computer Systems: Cyber 170 Series, Cyber 70 Models 71,72, 73, 74, 6000 Series; Control Data Publication No. 60435400J (1979).

CDC NOS Version 1 Reference Manual vol. 2 of 2, CDC Computer Systems: Cyber 170 Series, Cyber 70 Models 71, 72, 73, 74, 6000 Series; Control Data Publication No. 60445300E (1977).

CDC NOS Version 1 System Maintenance Reference Manual; Control Data Publication No. 60455380H (Apr. 1981).

CDC NOS Version 2 Analysis Handbook, Cyber 180, Cyber 170, Cyber 70 Models 71, 72, 73, 74, 6000; Control Data Publication No. 60459300D (Oct. 84).

CDC NOS Version 2 Analysis Handbook; Control Data Publication No. 60459300U (Jul. 1994).

CDC NOS Version 2 Installation Handbook, Cyber 180, Cyber 170, Cyber 70 Models 71, 72, 73, 74, 6000; Control Data Publication No. 60459320E_(Mar. 1985).

CDC NOS Version 2 Operation/Analysis Handbook, Cyber 170, Cyber 70 Models 71, 72, 73, 74 6000, Control Data Publication No. 60459310C (Oct. 1983).

CDC NOS Version 2 System Maintenance Reference Manual, Cyber 170, Cyber 70 Models 71, 72, 73 74, 6000; Control Data Publication No. 60459300C (Oct. 1983).

CDC NOS/BE Version 1 Diagnostic Handbook, Cyber 180; Cyber 170, Cyber 70 Models 71, 72, 73, 74, 6000; Control Data Publicaton No. 60494400–V (1986).

CDC NOS/BE Version 1 Installation Handbook, Cyber 180, Cyber 170, Cyber 70 Models 71, 72, 73, 74, 6000; Control Data Publication No. 60494300AB (Dec. 1988).

CDC NOS/BE Version 1 Reference Manual, Cyber 170 Series, Cyber 70 Models 71, 72, 73, 74, 6000 Series; Control Data Publication No. 60493800M 1981.

CDC Outline of Reports on Feasibility Study of 64/6600 Fortran Ver 3.0 and Conversational Fortran, Fortran Study Project, Product No. X010, Dept. No. 254, Project No. 4P63, (Jun. 1966).

CDC Pascal Version 1 Reference Manual, Operating Systems: NOS 2; Control Data Publication No. 60497700 (Sep. 1983).

CDC Pascal Version 1 Reference Manual, Operating Systems: NOS 2; Control Data Publication No. 60497700A (Dec. 1982).

Page 10

CDC PL/1 Version 1 Instant, CDC Operating Systems: NOS 1, NOS/ BE1, Control Data Publication No. 60483700A (Nov. 1979).

CDC Simscript 11.5 Instant, Control Data Publication No. 84000450B (Sep. 1978).

CDC Sort/Merge Version 4 and 1 Instant, Operating Systems: NOS 1, NOS/BE 1, Scope 2; Control Data Publication No. 60497600C (Jan. 1981).

CDC Sort/Merge Vision 5 Reference Manual, Operating Systems: NOS 2, NOS/ BE 1; Control Data Publication No. 60484800C (Feb. 1984).

CDC SYMPL Version 1 Instant, NOS 1, NOS/BE 1, Scope 2; Control Data Publication No. 60482600A (May 1978).

CDC SYMPL Version 1 Users Guide, Operating Systems: NOS 1, NOS/BE 1, Scope 2; Control Data Publication No. 60499800B (Apr. 1978).

CDC Update Instant, Cyber 170 Series, Cyber 70 Series, 6000 Series, 7600 Computer Systems; Control Data Publication No. 60450000A (Nov. 75).

CDC Update Reference Manual Operating Systems: Scope 3.4, Kronos 2.1; Control Data Publication No. 60342500, Revision H (1971–1976).

CDC Xedit Version 3 Reference Manual, Operating System: NOS 1; Control Data Publication No. 60455730B (Aug. 1979).

Chippewa Laboratories Fortran Compiler Run, Preliminary Edition, CDC 6000 Series Computer Systems, (Apr. 1966). Cho et al., WAM 3.6: A 40K Cache Memory and Memory Management Unit, ISSCC '86, Feb. 19, 1986.

Cordell, II et al., "Advanced Interactive Executive Program Development Environment," IBM Systems Journal, 1987; 26(4):381–382.

Crawford, "The i486 Executing Instructions in One Clock Cycle," IEEE Micro, pp. 28–36 (Feb. 1990).

Disk Routines and Overlays, Chippewa Operating System, CDC Development Division—Applications, (Nov. 1965).

Dowsing et al., "Computer Architecture: A First Course, Chapter 6: Architecture and the Designer," Van Nostrand Reinhold (UK) Co. Ltd., pp. 126–139.

Evans et al., "An Experimental 512–bit Nonvolatile Memory with Ferroelectric Storage Cell," IEEE Journal of Solid–State Circuits, 23(5):1171–1175.

Field Maintenance Print Set, KA780-01-01 Rev. A.

Fisher et al., "Very Long Instruction Word Architectures and

the ELI–512," ACM pp. 140–150 (1983).

Furber, VSLI RISC Architecture and Organization, Chapter 3: Commercial VLSI RISC, pp. 124–129, Marcel Dekker, Inc., 1989.

GB Patent Application 8233733, INMOS, Ltd. Microcomputer, filed Nov. 26, 1962.

GE 600 Series, publication.

Gershon, Preface, IBM Systems Journal 26(4):324–325.

Green et al., "A Perspective on Advanced Peer-to-Peer Networking," IBM Systems Journal, 1987; 26(4):414–428.

Grimes et al., "64-bit Processor, The Intel i860 64-Bit Processor: A General-Purpose CPU with 3D Graphics Capabilities", published by Intel, p. 85 (Jul. 1989).

Hansen, "A RISC Microprocessor with Integral MMU and Cache Interface," ICCD '86, pp. 145–148, 1986.

Hennessy et al., "Hardware/software Tradeoff for Increased Performance," Technical Report No. 22.8, Computer Systems Laboratory, Feb. 1983, 24 pages.

Hennessy et al., "The MIPS Machine", COMPCON, IEEE, Spring 1982, pp. 2–7.

Hennessy, "Performance Issues in VLSI Processor Design," IEEE on VLSI in Computers, pp. 153–156 (1983).

Hinton, 80960—Next Generation, Compcon Spring 89, IEEE, 13–18 (1989).

Hollingsworth et al., "The Fairchild Clipper: Instruction Set Architecture and Processor Implementation," Report No. UCB/CSD 87/329, Computer Science Division (EECS), University of California Berkeley, California, (Feb. 11, 1987).

HP 9000 Instrument Controllers, Technical Specifications Guide, Oct. 1989.pdf.

HP 9000 Series Computer Systems, HP–UX Reference 09000–090004, Preliminary Nov. 1982.

Hughes, "Off-Chip Module Clock Controller", Delphion, IBM Technical Disclosure Bulletin, Sep. 1989.

Hunter, "Introduction to the Clipper Architecture," IEEE Micro, pp. 6–26 (Aug. 1987).

IBM RT PC, BYTE 1986 Extra Edition, Inside The IBM PCs, pp. 60–78.

INMOS Limited, IMS T424 Transputer Reference Manual, 1984.

Intel 388Tm DX Microprocessor 32–Bit CHMOS Microprocessor With Integrated Memory Management (1995).

Intel 80960CA User's Manual published by Intel (1989).

Intel Architecture Optimization Manual, Order No. 242816–003, published by Intel (1997).

Intel Architecture Software Developer's Manual, vol. 1; Basic Architecture, published by Intel (1997).

Intel 8080A/8080A-1/8080A-2, 8-Bit N-Channel Microprocessor, Order No. 231453-001, Its Respective Manufacturer (Nov. 1986).

Johnson et al., "A Variable Delay Line PLL for CPU–Coprocessor Synchronization," IEEE Journal of Solid–State Circuits, 23(5): 1218–1223, Oct. 1988.

Katevenis et al., "Reduced Instruction Set Computer Architecture for VLSI," Doctoral Dissertation, Oct. 1983.

Katevenis et al., "The RISC II Micro–Architecture," Journal of VLSI and Computer Systems, 1(2):138–152 (1984).

Kipp, "Micron Technology Inc. Reports Financial Results," Business Wire, New York, Sep. 26, 1988.

Kohn et al., "Introducing Intel i860 64–Bit Microprocessor," Intel Corporation, IEEE Micro (Aug. 1989).

Koopman, "RTX 4000," Proceedings of 1989 Rochester Forth Conference, pp. 84–86.

Koopman, "The WISC Concept: A proposal for a writable instruction set computer," BYTE, pp. 187–193. (Apr. 1987). Koopman, Jr. et al. "MVP Microcoded CPU/16 Architecture," Proceedings of 1986 Rochester Forth Conference, pp. 277–280.

Koopman, Jr. et al., "WISC Technologies, Inc., Writable Instruction Set, Stack Oriented Computers: The WISC Concept," 1987 Rochester Forth Conference, Journal of Forth Application and Research, 5(1):49–71.

Koopman, Jr., Slack Computers: the new wave, 1989.

Loucks et al., "Advanced interactive Executive (AIX) Operating System Overview," IBM Systems Journal, 1987; 26(4):326–345.

Matick, "Self-Clocked Cache," Delphion, IBM Technical Disclosure Bulletin, Apr. 1985.

Miller, Frequency Modulated Ring Oscillator for a Mode Regulated Substrate Bias Generator, Delphion, IBM Technical Disclosure Bulletin, Sep. 1989.

Mills et al, "Box Structured Information Systems," IBM Systems Journal, 1987; 26(4):395–413.

Page 11

MMP Portfolio, News Release: Roland Becomes 50th Licensee, Setting a Major Milestone in Moore Microprocessor Patent Licensing Program, 3 pages (May 1, 2009).

Moussouris et al., "A CMOS RISC Processor Integrated System Functions," Proceedings of 31st IEEE Computer Society International Conference, Cathedral Hill Hotel, San Francisco, CA Mar. 3–6, 1986, pp. 126–131, 1986.

Olson, Semiconductor Die with Wiring Skirt (Packaging Structure), Delphion, IBM Technical Disclosure Bulletin, Jul. 1978.

O'Neil, "Pipeline Memory System for Drams", Delphion, IBM Technical Disclosure Bulletin, May 1989.

Patterson et al., "RISC I: A Reduced Instruction Set VLSI Computer," Proceedings of the 8th annual symposium on Computer Architecture on Computer Architecture, Miinneapolis, Minnesota, pp. 443–457 (May 1981).

Pountain, "The Archimedea A310," BYTE, 1987.

Przybyjski et al., "Organization and VLSI Implementation of MIPS," Technical Report CSL-TR-84-259, Apr. 1984.

Przybyjski, "The Design Verification and Testing of MIPS", 1984 Conference on Advanced Research in VLSI, pp. 100–109.

Roche et al., "Method of Assuring a Two–Cycle Start, Zero Cycle Stop, Non–Chopping on Chip Clock Control Throughout a VLSI Clock System," Delphion, IBM Technical Disclosure Bulletin, Sep. 1989.

Rowen et al., "A Pipelined 32b NMOS Microprocessors and Microcontrollers," IEEE International Solids–State Circuits Conference, pp. 180–181, 1984.

Rubinfeld et al., "The CVAX CPU, A CMOS VAX Microprocessor Chip", International Conference on Computer Design, Oct. 1987. Sanamrad et al., "A Hardware System Analysis Processor," IEEE, Aug. 1987, pp. 73–80.

Shih, "Microprogramming Heritage of RISC Design," Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture, pp. 275–280 (1990).

Sultan et al., "Implementing System–36 Advanced Peer–to–Peer Networking," IBM Systems Journal, 1987; 26(4):429–452.

Thornton, J. E., "Considerations in Computer Design Leading Up To the Control Data 6600," Control Data Chippewa Laboratory (1970).

VAX 11/780 Architecture Handbook vol. 1, 1977–1978, 2–7 and G–8.

VAX 8800 System Technical Description vol. 2, EK–KA881–TD–PRE, Section 6, Instruction Box (IBOX), Preliminary Edition (Jul. 1986).

VAX Maintenance Handbook; VAX–11/780, EK–VAXV2–HB–002, 1983 Edition.

VL86C010 RISC Family Data Manual, Application Specific Logic Product Division, 1987.

Waters et al., "AIX Usability Enhancements and Human Factors," IBM Systems Journal, 1987; 26(4):383–394.

Williams, "Chip Set Tackles Laptop Design Issues, Offers Flat–Panel VGA Control," Computer Design, Oct. 15, 1988; 27(19):21–22.

 $\rm IEEE$ Std 796–1983, Microcomputer System Bus, pp. 9–46 (Dec. 1983).

Mead & Conway, Introduction to VLSI Systems, pp. 1–429 (1980).

15

EX PARTE REEXAMINATION CERTIFICATE ISSUED UNDER 35 U.S.C. 307

1

THE PATENT IS HEREBY AMENDED AS INDICATED BELOW.

Matter enclosed in heavy brackets [] appeared in the patent, but has been deleted and is no longer a part of the patent; matter printed in italics indicates additions made to the patent.

ONLY THOSE PARAGRAPHS OF THE SPECIFICATION AFFECTED BY AMENDMENT ARE PRINTED HEREIN.

Column 17, lines 12–37:

Most microprocessors derive all system timing from a single clock. The disadvantage is that different parts of the system can slow all operations. The microprocessor 50 pro- 20 vides a dual-clock scheme as shown in FIG. 17, with the CPU 70 operating [a synchronously] asynchronously to I/O interface 432 forming part of memory controller 118 (FIG. 2) and the I/O interface 432 operating synchronously with the external world of memory and I/O devices. The CPU 70^{-25} executes at the fastest speed possible using the adaptive ring counter clock 430. Speed may vary by a factor of four depending upon temperature, voltage, and process. The external world must be synchronized to the microprocessor 50 for operations such as video display updating and disc ³⁰ drive reading and writing. This synchronization is performed by the I/O interface 432, speed of which is controlled by a conventional crystal clock 434. The interface 432 processes requests for memory accesses from the microprocessor 50 and acknowledges the presence of I/O data. The micropro-35 cessor 50 fetches up to four instructions in a single memory cycle and can perform much useful work before requiring another memory access. By decoupling the variable speed of the CPU 70 from the fixed speed of the I/O interface 432, optimum performance can be achieved by each. Recoupling 40 between the CPU 70 and the interface 432 is accomplished with handshake signals on lines 436, with data/addresses passing on bus 90, 136.

AS A RESULT OF REEXAMINATION, IT HAS BEEN 45 DETERMINED THAT:

Claims 3-5 and 8 are cancelled.

Claims 1, 6 and 10 are determined to be patentable as 50 amended.

Claims **2**, **7** and **9**, dependent on an amended claim, are determined to be patentable.

New claims **11–16** are added and determined to be patentable.

1. A microprocessor system, comprising a single integrated circuit including a central processing unit and an 60 entire ring oscillator variable speed system clock in said single integrated circuit and connected to said central processing unit for clocking said central processing unit, said central processing unit and said ring oscillator variable speed system clock each including a plurality of electronic 65 devices correspondingly constructed of the same process technology with corresponding manufacturing variations, a 2

processing frequency capability of said central processing unit and a speed of said ring oscillator variable speed system clock varying together due to said manufacturing variations and due to at least operating voltage and temperature of said single integrated circuit; an on-chip input/output interface connected to exchange coupling control signals, addresses and data with said central processing unit; and a second clock independent of said ring oscillator variable speed system clock connected to said input/output interface, *wherein a clock signal of said second clock originates from a source other than said ring oscillator variable speed system clock.*

6. A microprocessor system comprising:

- a central processing unit disposed upon an integrated circuit substrate, said central processing unit operating at a processing frequency and being constructed of a first plurality of electronic devices;
- an entire oscillator disposed upon said integrated circuit substrate and connected to said central processing unit, said oscillator clocking said central processing unit at a clock rate and being constructed of a second plurality of electronic devices, thus varying the processing frequency of said first plurality of electronic devices and the clock rate of said second plurality of electronic devices in the same way as a function of parameter variation in one or more fabrication or operational parameters associated with said integrated circuit substrate, thereby enabling said processing frequency to track said clock rate in response to said parameter variation; an on-chip input/output interface, connected between said central processing unit and an off-chip external memory bus, for facilitating exchanging coupling control signals, addresses and data with said central processing unit; and
- an off-chip external clock, independent of said oscillator, connected to said input/output interface wherein said off-chip external clock is operative at a frequency independent of a clock frequency of said oscillator and wherein a clock signal from said off-chip external clock originates from a source other than said oscillator.

10. In a microprocessor system including a central processing unit, a method for clocking said central processing unit comprising the steps of:

- providing said central processing unit upon an integrated circuit substrate, said central processing unit being constructed of a first plurality of transistors and being operative at a processing frequency;
- providing an entire variable speed clock disposed upon said integrated circuit substrate, said variable speed clock being constructed of a second plurality of transistors;
- clocking said central processing unit at a clock rate using said variable speed clock with said central processing unit being clocked by said variable speed clock at a variable frequency dependent upon variation in one or more fabrication or operational parameters associated with said integrated circuit substrate, said processing frequency and said clock rate varying in the same way relative to said variation in said one or more fabrication or operational parameters associated with said integrated circuit substrate;
- connecting an [on chip] *on-chip* input/output interface between said central processing unit and an *off-chip* external memory bus, and exchanging coupling control signals, addresses and data between said input/output interface and said central processing unit; and

Appx67

55

clocking said input/output interface using an off-chip external clock wherein said off-chip external clock is operative at a frequency independent of a clock frequency of said variable speed clock and wherein a clock signal from said off-chip external clock originates 5 from a source other than said variable speed clock.

11. A microprocessor system, comprising a single integrated circuit including a central processing unit and an entire ring oscillator variable speed system clock in said single integrated circuit and connected to said central pro- 10 cessing unit for clocking said central processing unit, said central processing unit and said ring oscillator variable speed system clock each including a plurality of electronic devices correspondingly constructed of the same process technology with corresponding manufacturing variations, a 15 processing frequency capability of said central processing unit and a speed of said ring oscillator variable speed system clock varying together due to said manufacturing variations and due to at least operating voltage and temperature of said single integrated circuit; an on-chip input/output 20 interface connected to exchange coupling control signals, addresses and data with said central processing unit; and a second clock independent of said ring oscillator variable speed system clock connected to said input/output interface, wherein said central processing unit operates asynchro- 25 nously to said input/output interface.

12. The microprocessor system of claim 11, in which said second clock is a fixed frequency clock.

13. A microprocessor system comprising: a central processing unit disposed upon an integrated circuit substrate, 30 said central processing unit operating at a processing frequency and being constructed of a first plurality of electronic devices;

- an entire oscillator disposed upon said integrated circuit substrate and connected to said central processing unit, ³⁵ said oscillator clocking said central processing unit at a clock rate and being constructed of a second plurality of electronic devices, thus varying the processing frequency of said first plurality of electronic devices and the clock rate of said second plurality of electronic ⁴⁰ devices in the same way as a function of parameter variation in one or more fabrication or operational parameters associated with said integrated circuit substrate, thereby enabling said processing frequency to track said clock rate in response to said parameter ⁴⁵ variation;
- an on-chip input/output interface, connected between said central processing unit and an off-chip external

4

memory bus, for facilitating exchanging coupling control signals, addresses and data with said central processing unit; and

an off-chip external clock, independent of said oscillator, connected to said input/output interface wherein said off-chip external clock is operative at a frequency independent of a clock frequency of said oscillator and further wherein said central processing unit operates asynchronously to said input/output interface.

14. The microprocessor system of claim 13 wherein said one or more operational parameters include operating temperature of said substrate or operating voltage of said substrate.

15. The microprocessor system of claim 13 wherein said oscillator comprises a ring oscillator.

- 16. In a microprocessor system including a central processing unit, a method for clocking said central processing unit comprising the steps of:
 - providing said central processing unit upon an integrated circuit substrate, said central processing unit being constructed of a first plurality of transistors and being operative at a processing frequency;
 - providing an entire variable speed clock disposed upon said integrated circuit substrate, said variable speed clock being constructed of a second plurality of transistors;
 - clocking said central processing unit at a clock rate using said variable speed clock with said central processing unit being clocked by said variable speed clock at a variable frequency dependent upon variation in one or more fabrication or operational parameters associated with said integrated circuit substrate, said processing frequency and said clock rate varying in the same way relative to said variation in said one or more fabrication or operational parameters associated with said integrated circuit substrate;
 - connecting an on-chip input/output interface between said central processing unit and an off-chip external memory bus, and exchanging coupling control signals, addresses and data between said input/output interface and said central processing unit; and
 - clocking said input/output interface using an off-chip external clock wherein said off-chip external clock is operative at a frequency independent of a clock frequency of said variable speed clock, wherein said central processing unit operates asychronously to said input/output interface.

* * * * *

Case: 16-1306 Document: 60 Page: 133 Filed: 03/10/2016



(12) EX PARTE REEXAMINATION CERTIFICATE (7887th)

United States Patent

Moore et al.

(54)HIGH PERFORMANCE MICROPROCESSOR HAVING VARIABLE SPEED SYSTEM CLOCK

- (75) Inventors: Charles H. Moore, 410 Star Hill Rd., Woodside, CA (US) 94062; Russell H. Fish, III, Mt. View, CA (US)
- (73) Assignee: Charles H. Moore, Incline Village, NV (US)

Reexamination Request:

No. 90/009,457, Aug. 24, 2009

Reexamination Certificate for:

Patent No.:	5,809,336
Issued:	Sep. 15, 1998
Appl. No.:	08/484,918
Filed:	Jun. 7, 1995

Reexamination Certificate C1 5,809,336 issued Dec. 15, 2009

Certificate of Correction issued May 22, 2007.

Related U.S. Application Data

- (62) Division of application No. 07/389,334, filed on Aug. 3, 1989, now Pat. No. 5,440,749.
- (51) Int. Cl

(2006.01)
(2006.01)
(2006.01)
(2006.01)
(2006.01)
(2006.01)
(2006.01)
(2006.01)
(2006.01)
(2006.01)
(2006.01)

- US 5,809,336 C2 (10) Number: (45) Certificate Issued:
- Nov. 23, 2010
- (52) U.S. Cl. 710/25; 711/E12.02; 712/E9.016; 712/E9.028; 712/E9.046; 712/E9.055; 712/E9.057; 712/E9.058; 712/E9.062; 712/E9.078; 712/E9.08; 712/E9.081
- (58) Field of Classification Search None See application file for complete search history.

References Cited (56)

U.S. PATENT DOCUMENTS

4,348,743	А	9/1982	Dozier
4,691,124	Α	9/1987	Ledzius et al.
4,766,567	Α	8/1988	Kato
4,853,841	А	8/1989	Richter
4,931,748	Α	6/1990	McDermott et al.
5,809,336	Α	9/1998	Moore et al.

OTHER PUBLICATIONS


U.S. Patent No. 5,809,336, as certified by Ex Parte Reexamination Certificate (7235th) U.S. 5,809,336 C1, issued Dec. 15, 2009, 51 pages.

In re Recreative Technologies Corp., 83 F.3d 1394, 38 USPQ 2.d 1776 (Fed. Cir. 1996), 6 pages.

Primary Examiner-B. James Peikari

(57)ABSTRACT

A high performance, low cost microprocessor system having a variable speed system clock is disclosed herein. The microprocessor system includes an integrated circuit having a central processing unit and a ring oscillator variable speed system clock for clocking the microprocessor. The central processing unit and the ring oscillator variable speed system clock each include a plurality of electronic devices of like type, which allows the central processing unit to operate at a variable processing frequency dependent upon a variable speed of the ring oscillator variable speed system clock. The microprocessor system may also include an input/output interface connected to exchange coupling control signals, address and data with the central processing unit. The input/ output interface is independently clocked by a second clock connected thereto.



EXTERNAL MEMORY BUS

Case: 16-1306 Document: 60 Page: 134 Filed: 03/10/2016

US 5,809,336 C2

1 EX PARTE REEXAMINATION CERTIFICATE ISSUED UNDER 35 U.S.C. 307

2

AS A RESULT OF REEXAMINATION, IT HAS BEEN DETERMINED THAT:

The patentability of claims 1, 2, 6, 7 and 9-16 is con- $_{5}\,$ firmed.

NO AMENDMENTS HAVE BEEN MADE TO THE PATENT Claims 3-5 and 8 were previously cancelled.

* * * * *

CERTIFICATE OF SERVICE

I hereby certify that on March 10, 2016, an electronic copy of the Brief of Plaintiffs-Appellants was filed with the Clerk of the Court for the United States Court of Appeals for the Federal Circuit by using the CM/ECF system. The undersigned also certifies that the following participant in this case is a registered CM/ECF user and that service of the Brief will be accomplished by the CM/ECF system:

Elizabeth A. Peterson United States Department of Justice P.O. Box 7415 Washington, DC 20044 Email: ann.peterson@usdoj.gov

Upon acceptance by the Court of the e-filed document, six paper copies will filed with the Court, via Federal Express, within the time provided in the Court's rules.

/s/ Barry J. Bumgardner Barry J. Bumgardner

CERTIFICATE OF COMPLIANCE

This brief complies with the type-volume limitation of Federal Rule of Appellate Procedure 32(a)(7)(B). The brief contains 11,473 words, excluding the parts of the brief exempted by Federal Rule of Appellate Procedure 32(a)(7)(B)(iii).

This brief complies with the typeface requirements of Federal Rule of Appellate Procedure 32(a)(5)(A) and the type style requirements of Federal Rule of Appellate Procedure 32(a)(6). The brief has been prepared in a proportionally spaced typeface using Microsoft Word 2010 in 14 point Times New Roman.

<u>/s/ Barry J. Bumgardner</u> Barry J. Bumgardner