	Case5:08-cv-05398-PSG Document	317 Filed11/09/12 Page1 of 23			
1	[See Signature Page for Information on Counsel for Plaintiffs]				
2	μνιτές στατ	TES DISTRICT COURT			
3	NORTHERN DIS	TRICT OF CALIFORNIA			
4	SAN I	OSE DIVISION			
5					
6 7	ACER, INC., ACER AMERICA	Case No. 5:08-cv-00877 PSG			
/ Q	CORPORATION and GATEWAY, INC.,	PLAINTIFFS' CONSOLIDATED			
0	Plaintiffs,	RESPONSIVE SUPPLEMENTAL CLAIM CONSTRUCTION BRIEF			
10	v.	[RELATED CASES]			
11	TECHNOLOGY PROPERTIES LIMITED, PATRIOT SCIENTIFIC CORPORATION, and ALLIACENSE LIMITED,	Date: November 30, 2012 Time: 10:00 a.m.			
12	Defendants.	Place: Courtroom 5, 4 th Floor Judge: Paul Singh Grewal			
13	HTC CORPORATION and HTC	Case No. 5:08-cv-00882 PSG			
14	AMERICA, INC.,				
15	Plaintiffs,				
16	v.				
17 18	TECHNOLOGY PROPERTIES LIMITED, PATRIOT SCIENTIFIC CORPORATION, and ALLIACENSE LIMITED,				
19	Defendants.				
20	BARCO N.V., a Belgian corporation,	Case No. 5:08-cv-05398 PSG			
21	Plaintiff,				
22	v.				
23	TECHNOLOGY PROPERTIES LIMITED,				
24	PATRIOT SCIENTIFIC CORPORATION, and ALLIACENSE LIMITED,				
25	Defendants.				
26		l			
27					
28					
		DI AINTIEES' CONSOLIDATED DESDONSIVE			

	Case5:08-cv-05398-PSG Document317 Filed11/09/12 Page2 of 23					
1		TABLE OF CONTENTS				
2		Page				
3	I.	INTRODUCTION1				
4	II.	THE CLAIMED "RING OSCILLATOR" MUST BE NON-CONTROLLABLE AND VARIABLE BASED ON ENVIRONMENTAL PARAMETERS1				
5		A. Judge Ware Did Not Construe the Claimed "Ring Oscillator."				
6 7		B. The Patent Owner's Arguments Recorded in Examiner's Interview Summary Constitute a Clear Disavowal of Scope for the Claimed "Ring Oscillator"				
8		C. TPL's Arguments Regarding Whether a Hypothetical Circuit Different from Talbot Would Oscillate Is Irrelevant to What Talbot Discloses				
9 10		D. Dr. Oklobdzija's New Definition of "Ring Oscillator" Cannot Be Adopted Because It Is Unsupported and Met by Talbot				
10		E. Talbot's Schmitt Trigger 52 Is an Inverter and Perpetuates the Oscillation in the Same Way as a Standard Inverter				
12		F. Dr. Oklobdzija's Deposition Arguments that Talbot Lacks Three Inversions/Inverters Arranged in a Loop Are Groundless and Lack				
13 14		G. Plaintiffs' Construction Should Be Adopted To Avoid Recapture of Abandoned Subject Matter				
15	III.	OPERANDS THAT ARE PRESENT IN THE CLAIMED "INSTRUCTION REGISTER" MUST BE RIGHT JUSTIFIED				
16		A. An "Instruction Register" Has Always Been a Claim Limitation13				
17		B. Operands in the Instruction Register of the '749 Patent, if Present, Must Be Right Justified				
18		C. Plaintiffs' Proposed Construction Would Not Vitiate Claim 715				
19		D. The "Operand Width Is Variable and Right-Adjusted" Comment in Interview Summary Refers to Issued Claim 1 of '749 Patent				
20	IV.	CONCLUSION				
21 22						
23						
24						
25						
26						
27						
28						
	Case Nos	. 5:08-cv-00877, 5:08-cv-00882, 5:08-cv-05398 -i- PLAINTIFFS' CONSOLIDATED OPENING SUPPLEMENTAL CLAIM CONSTRUCTION BRIEF				

	Case5:08-cv-05398-PSG Document317 Filed11/09/12 Page3 of 23
1	TABLE OF AUTHODITIES
2	TABLE OF AUTHORITIES
2	Page(s)
4	Biowail Corp. Int'l v. Andry Pharms. Inc.
5	239 F.3d 1297 (Fed. Cir. 2001)
6	Hakim v. Cannon Avent Grp., PLC,
7	479 F.3d 1313 (Fed. Cir. 2007)
8	<i>Microsoft Corp. v. Multi-Tech Sys., Inc.,</i> 357 F.3d 1340 (Fed. Cir. 2004)
9	Phillips v. AWH Corp.,
10	415 F.3d 1303 (Fed. Cir. 2005)
11	Rheox, Inc. v. Entact, Inc., 276 F 3d 1319 (Fed. Cir. 2002) 4
12	Salazar v. Procter & Gamble Co
13	414 F.3d 1342 (Fed. Cir. 2005)
14	Trinity Indus. v. Road Sys.,
15	121 F. Supp. 2d 1028 (E.D. Tex. 2000)
16	University of Pittsburgh v. Hedrick, 573 F.3d 1290 (Fed. Cir. 2009)
17	STATUTES
18	35 U.S.C. § 112, ¶ 6
19	
20	
21	
22	
23	
24	
25	
26 27	
27	
28	Case Nos. 5:08-cv-00877, 5:08-cv-00882, 5:08-cv-05398 -ii- PLAINTIFFS' CONSOLIDATED OPENING SUPPLEMENTAL CLAIM CONSTRUCTION BRIEF

	Case5:08-cv-05398-	PSG Document317 Filed11/09/12 Page4 of 23			
1	TABLE OF ABBREVIATIONS				
2					
3	'148 patent or '148	U.S. Patent No. 6,598,148, entitled "High Performance			
4		July 22, 2003			
5	'336 patent or '336	U.S. Patent No. 5,809,336, entitled "High Performance			
6		Microprocessor Having Variable Speed System Clock," issued September 15, 1998			
7 8	'749 patent or '749	U.S. Patent No. 5,440,749, entitled "High Performance, Low Cost Microprocessor Architecture," issued August 8, 1995			
9	'890 patent or '890	U.S. Patent No. 5,530,890, entitled "High Performance, Low Cost Microprocessor," issued June 25, 1996			
10	Plaintiffs	Declaratory judgment plaintiffs Acer, Inc., Acer America			
11		Corporation, Barco, N.V., Gateway, Inc., HTC Corporation and HTC America, Inc.			
12	Defendants or TPL	Declaratory judgment defendants Technology Properties Limited, Patriot Scientific Corporation and Alliacense Limited			
14 15	Acer Action	Acer, Inc., Acer America Corporation and Gateway, Inc. v. Technology Properties Limited, Patriot Scientific Corporation,			
16 17	Chen Decl.	Declaration of Kyle D. Chen in Support of Plaintiffs' Opening Supplemental Claim Construction Brief (Dkt. No. 363 in <i>Acer</i>			
17		Action)			
18		U.S. Patent No. 4,689,581, entitled "Integrated Circuit Phase Locked Loop Timing Apparatus," issued August 25, 1987 to			
20	Taibot	(Dkt. No. 363-9 in <i>Acer</i> Action)			
21					
22					
23					
24					
25					
26					
27					
28					
	Case Nos. 5:08-cv-00877, 5:08-cv-00	882, 5:08-cv-05398 -iii- PLAINTIFFS' CONSOLIDATED OPENING SUPPLEMENTAL CLAIM CONSTRUCTION BRIEF			

1 2 I.

II.

INTRODUCTION

Declaratory judgment plaintiffs Acer, HTC and Barco entities, as shown on the caption page

(collectively "Plaintiffs"), respectfully and jointly submit this Consolidated Responsive 3

4 Supplemental Claim Construction Brief as ordered by the Court.

5

6

7

8

THE CLAIMED "RING OSCILLATOR" MUST BE NON-CONTROLLABLE AND VARIABLE BASED ON ENVIRONMENTAL PARAMETERS.

For the sake of convenience, the parties' competing constructions of "ring oscillator" are again set forth below:

9	Plaintiffs' Construction	TPL's Construction
10	An oscillator having a multiple, odd number of inversions	An oscillator having a multiple,
11	arranged in a loop, wherein the oscillator is: (1) non- controllable; and (2) variable based on the temperature,	odd number of inversions arranged in a loop
12	voltage, and process parameters in the environment	

Defendants' Opening Supplemental Claim Construction Brief (Acer Action, Dkt. No. 357 13 ("TPL's Op. Supp. Br.")) fails to demonstrate how TPL's proposed construction of "ring 14 oscillator" avoids reading on the voltage-controlled oscillator in Talbot Figure 3 that has been 15 indisputably disclaimed. Instead, TPL argues without citing any authority that Judge Ware's First 16 Claim Construction Order (Acer Action, Dkt. No. 336 ("Order")) is improper because, in TPL's 17 view, whether Talbot discloses a "ring oscillator" "is not an appropriate subject for claim 18 construction." (TPL's Op. Supp. Br. at 10.) The declaration of Dr. Oklobdzija submitted in 19 support of TPL's supplemental briefing does not even analyze Talbot Figure 3 and does not 20 address either party's proposed construction. (See "SUPPLAMENTAL [sic] DECLARATION OF 21 DR. VOJIN OKLOBDZIJA," Acer Action, Dkt. 357-4 ("Supp. Oklobdzija Decl.").) Instead, Dr. 22 Oklobdzija's declaration analyzes a hypothetical circuit that even he admits is not Talbot and is not 23 at issue, and applies a new definition of "ring oscillator" that is not supported by any intrinsic 24 (Oklobdzija 10/12/12 Dep. at 609:4-12, 610:1-10 and Ex. 77, 406:11-407:14 evidence. 25 (Supplemental Declaration of Kyle D. Chen filed herewith ("Chen Supp. Decl."), Exs. 24 and 77).) 26 While Plaintiffs' proposed construction is supported by the intrinsic record, TPL asserts 27 new distinctions between Talbot Figure 3 and the claimed "ring oscillator" based on a distorted 28

explanation of a Schmitt-trigger, distinctions that are unsupported by either the '336 specification or the prosecution history. TPL's positions are contradicted by Talbot, contradicted by a textbook written by Dr. Oklobdzija himself, and contradicted by Exhibit A to Dr. Oklobdzija's supplemental declaration.

5 6

7

8

9

10

11

12

13

14

15

16

1

2

3

4

A. Judge Ware Did Not Construe the Claimed "Ring Oscillator."

TPL misrepresents Judge Ware's Order, suggesting that Judge Ware has already construed "ring oscillator" in the patents-in-suit. To the contrary, this supplemental briefing was ordered by Judge Ware to determine the proper construction of the claimed "ring oscillator." (*See* Order at 16:14–15 ("Here, *before* arriving at a decision on the definition of the phrase "ring oscillator" in the context of the Talbot reference, the Court finds that it would benefit from further briefing.") (emphasis added).) Judge Ware sought supplemental declarations and briefing on "ring oscillator" because he understood the significance of Plaintiffs' proof that Talbot Figure 3 discloses three inverters arranged in a loop. The voltage-controlled oscillator in Talbot Figure 3 meets both TPL's proposed construction of "ring oscillator" as well as what Judge Ware finds one of ordinary skill would normally understand a "ring oscillator" to be without specialized meaning. (Order at 13:20–22 and 16:1–6.)

TPL's explanation of the operation of the "ring oscillator" disclosed by Figure 18 of the

TPL asks this Court to simply ignore the patent owner's arguments made to the Examiner

'336 patent applies as well to the indisputably disclaimed voltage-controlled oscillator in Talbot

Figure 3 because it too has an odd number of inverters. Because Talbot has three inverters

arranged in a loop, the claimed "ring oscillator" requires a specialized meaning to avoid reading on

- 17
- 18
- 19
- **-** -
- 20 21
- 22
- 23
- 24 25

26

27

during an interview, even though TPL has never challenged the accuracy of the Examiner's interview summary. TPL fails to even address similar characterizations of the claimed ring oscillator during prosecution of the '336 patent to distinguish the Magar and Sheets references, set forth in detail in Plaintiffs' Opening Supplemental Claim Construction Brief (*Acer* Action, Dkt. No. 365 ("Plaintiffs' Op. Supp. Br.")). But these disclaimers cannot be ignored. They are as

28

the disclaimed voltage-controlled oscillator in Talbot Figure 3.

-2-

Case5:08-cv-05398-PSG Document317 Filed11/09/12 Page7 of 23

1	much a part of the prosecution history as the final '148 reexamination amendment that TPL
2	characterizes as the most important.
3	Further, the patent owner's argument in that '148 reexamination amendment is also a
4	disclaimer of voltage-controlled oscillators generally:
5	Further, Talbot does not teach, disclose, or suggest the ring oscillator recited in
6	claim 4. The examiner cited col.3, ll. 26-35, and oscillator circuit 12 shown in FIG. 1 of Talbot as teaching the recited ring oscillator. Talbot discusses a
7	voltage-controlled oscillator (VCO) 12, but does not teach or disclose a ring oscillator.
8	('148 PH Remarks/Arguments at 11, 2/21/08 (Chen Decl., Ex. 3) (emphasis added).)
9	Plaintiffs' proposed construction properly holds TPL to all of its disclaimers, including the
10	final disclaimer of voltage-controlled oscillators. TPL's proposed construction must be rejected
11	because it fails to distinguish Talbot, is contrary to the prosecution history, and is contrary to
12	TPL's arguments to this Court that Talbot does not disclose a "ring oscillator."
13 14	B. The Patent Owner's Arguments Recorded in Examiner's Interview Summary Constitute a Clear Disavowal of Scope for the Claimed "Ring Oscillator."
15	In both the prosecution history and the current briefing, TPL clearly disavows the voltage-
16	controlled oscillator in Talbot. For that reason alone, both TPL's proposed construction and the
17	ordinary meaning that a ring oscillator comprises nothing more than three "inversions" or
18	"inverters" arranged in a loop must be rejected. The reason is that Talbot discloses an oscillator
19	comprising three inverters arranged in a loop and also three inversions in a loop.
20	Plaintiffs' proposed construction simply includes in the "ring oscillator" the very distinction
21	argued by TPL to the Patent Office during the '148 patent's reexamination, as evidenced by the
22	Examiner's February 12, 2008 interview summary. ('148 PH 2/12/08 Interview Summary at 2
23	(Chen Decl., Ex. 2).) In arguing for patentability over Talbot, TPL failed to present any other
24	substantive distinction between the voltage-controlled oscillator in Talbot and the claimed "ring
25	oscillator," so it would be improper now to tell the public-including Plaintiffs-that "ring
26	oscillator" can be narrowed in some other way to avoid Talbot. Accordingly, new distinctions
77	based on Dr. Oklobdzija's declaration or deposition testimony must be rejected because those new

28

-3-

distinctions were not presented to the Examiner as part of the prosecution history, which not only

deprived the public of notice of these new distinctions but also deprived the Examiner of any response to these proposed new distinctions.

3

4

5

6

7

8

9

1

2

TPL argues that black is white by denying that the Examiner's interview summary sets forth a clear disavowal of claim scope. The best rebuttal is to repeat again the language of the summary: Continuing, the patent owner further argued that the reference of Talbot does not teach of a "ring oscillator." The patent owner discussed features of a ring oscillator, such as being non-controllable, and being variable based on the environment. The patent owner argued that these features distinguish over what Talbot teaches. The examiner will reconsider the current rejection based on a forthcoming response, which will include arguments similar to what was discussed.

(Id. (emphasis added).)

10 The Examiner's interview summary is a proper basis for finding a disavowal of claim 11 scope. It expressly reflects what TPL, the patent owner, argued. The Federal Circuit has 12 repeatedly relied upon patent owners' arguments recorded in interview summaries to find that 13 patent owners disavowed claim scope to distinguish prior art. See, e.g., Rheox, Inc. v. Entact, Inc., 14 276 F.3d 1319, 1322 (Fed. Cir. 2002) (disavowal found based on patent owner's arguments that 15 the Examiner recorded in interview summary); see also Biovail Corp. Int'l v. Andrx Pharms., Inc., 16 239 F.3d 1297, 1302–04 (Fed. Cir. 2001) (same); Trinity Indus. v. Road Sys., 121 F. Supp. 2d 17 1028, 1044 (E.D. Tex. 2000) ("It is proper to consider the interview summary in claim 18 construction as it is part of the prosecution history.") (citing Athletic Alternatives, Inc. v. Prince 19 Mfg., Inc., 73 F.3d 1573, 1576 (Fed. Cir. 1996) (relying upon Examiner's interview summary of 20 patent owner's statements in claim construction)).

In its opening supplemental papers, TPL cites no legal authority in support of its argument

that the Examiner's summary cannot constitute a disavowal of claim scope. In its prior claim

construction papers, however, TPL argued that Salazar v. Procter & Gamble Co., 414 F.3d 1342

(Fed. Cir. 2005), applies; but it does not. (See Defendants' Opening Claim Construction Brief at 5,

Acer Action, Dkt. No. 310.) Salazar held that "unilateral statements by an examiner" in a Notice

of Allowance did not give rise to a disavowal by the patent owner. The statements at issue here

were not "unilateral statements" by the Examiner, but arguments made by TPL. The fact that the

- 21 22 23
- 24
- 25

26

27

28

-4-

Examiner recorded TPL's statements does not change the fact that it was TPL, not the Examiner, who made them.

3

1

2

4

5

6

7

8

9

10

11

TPL also previously misapplied *University of Pittsburgh v. Hedrick*, 573 F.3d 1290, 1297 (Fed. Cir. 2009), which refused to give weight to a "terse" and ambiguous interview summary that was unclear concerning which features of the claimed invention, if any, were being distinguished. (*See* Defendants' Opening Claim Construction Brief at 5, *Acer* Action, Dkt. No. 310.) In the present case, however, the Examiner's interview summary could not be more clear: To distinguish Talbot's voltage-controlled oscillator, the "patent owner" argued that "features" of the claimed "ring oscillator" include "being non-controllable, and being variable based on the environment." The accuracy of this record by the Examiner has never been challenged, and the disavowals clearly identify the claim language and the features on which it is distinguished.

12 TPL boldly asks this Court to ignore the interview summary. (TPL's Op. Supp. Br. at 9:10– 13 12 ("[I]t is far more important to understand what occurred next."). But that would be improper 14 because the Examiner and the public are entitled to rely on the interview summary to understand 15 the scope of the claimed "ring oscillator." Indeed, even if the Examiner did not rely on the 16 interview summary, the public is still entitled to rely on it. See, e.g., Microsoft Corp. v. Multi-Tech 17 Sys., Inc., 357 F.3d 1340, 1350 (Fed. Cir. 2004) ("We have stated on numerous occasions that a 18 patentee's statements during prosecution, whether relied on by the examiner or not, are relevant to 19 claim interpretation.") (citing cases).

20 If the patent owner disagreed with the Examiner's interview summary, it needed to say so 21 explicitly in the subsequent written amendment, to properly alert both the Examiner and the public. 22 Hakim v. Cannon Avent Grp., PLC, 479 F.3d 1313, 1318 (Fed. Cir. 2007) ("Although a disclaimer 23 made during prosecution can be rescinded, permitting recapture of the disclaimed scope, the 24 prosecution history must be sufficiently clear to inform the examiner that the previous disclaimer, 25 and the prior art that it was made to avoid, may need to be re-visited."). Instead of "clearly 26 informing the examiner" that the disclaimer needed to be "revisited," nine days later on 27 February 21, 2008, the patent owner submitted its own "Interview Summary" that did not dispute

-5-

Case5:08-cv-05398-PSG Document317 Filed11/09/12 Page10 of 23

anything in the Examiner's interview summary and was entirely consistent with that interview summary. In particular, TPL again clearly disavowed any voltage-**controlled** oscillator disclosed by Talbot: "Talbot discusses a voltage-**controlled** oscillator (VCO) 12, but does not teach or disclose a ring oscillator." ('148 PH 2/21/08 Remarks/Arguments at 11, (Chen Decl., Ex. 3) (emphasis added).) Thus, TPL's summary is most appropriately interpreted as supporting its arguments recorded in the Examiner's summary.

7 Arguing, contrary to *Microsoft*, that it somehow matters whether the Examiner relied upon 8 what was said at the interview, TPL fails to cite key language in the June 25, 2008 Non-Final 9 Action that tracks the interview summary, thereby indicating that the Examiner was indeed relying 10 The June 25, 2008 Non-Final Action states, "Further, the reference of on the interview. 11 Talbot'518 [sic] describes an oscillator circuit, but the specific *features* are unclear if the 12 components actually make a ring oscillator." ('148 PH 6/25/08 Non-Final Action at 5 (Otteson 13 Decl., Ex. 10 at 27 of 63), Acer Action, Dkt. No. 357-05 (emphasis added).) The antecedent for 14 the cited "features" is found in the Examiner's interview summary, which says "the patent owner 15 discussed *features* of a ring oscillator, such as being non-controllable, and being variable 16 based on the environment." ('148 PH 2/12/08 Interview Summary at 2 (Chen Decl., Ex. 2) 17 (emphasis added).) Thus, the Examiner has clearly relied upon the patent owner's arguments 18 regarding the non-controllable "feature" of the claimed "ring oscillator" made during the interview 19 and reiterated by the subsequent disclaimer of Talbot's voltage-controlled oscillator in allowing 20 the claims. Thus, TPL's disclaimers must stand.

21

1

2

3

4

5

6

22

C. TPL's Arguments Regarding Whether a Hypothetical Circuit Different from Talbot Would Oscillate Is Irrelevant to What Talbot Discloses.

Judge Ware ordered supplemental expert declarations that should "fully articulate the technical basis for their opinions with respect to whether the voltage-controlled oscillator disclosed in Talbot is or is not a ring oscillator." (Order at 16:16–17.) Answering that question requires a comparison between a definition of "ring oscillator" and the disclosures of Talbot. The Supplemental Wolfe Declaration does exactly that, comparing TPL's proposed definition of "ring oscillator" to Talbot Figure 3, and doing so in enough detail to make clear that Talbot Figure 3

-6-

2 3 4

5

6

7

8

9

10

11

12

1

discloses both three inverters arranged in a loop as well as three inversions arranged in a loop.

TPL's opening papers fail to address the issue.¹ Instead, TPL relies upon Dr. Oklobdzija's declaration that analyzes a hypothetical circuit not disclosed by Talbot. Based on the assumed behavior of this hypothetical circuit (that he admits under oath is not even Talbot),² Dr. Oklobdzija concludes that Talbot's Figure 3 is not a "ring oscillator," all without clearly defining "ring oscillator." (Oklobdzija 10/12/12 Dep. 406:11–407:14.) Dr. Oklobdzija's conclusion is without basis or merit, and should be rejected.

Strangely, TPL cites Judge Ward's claim construction of "ring oscillator" (the very construction that TPL has proposed and that reads on Talbot Figure 3) as authority for the proposition that "a ring oscillator requires three or more inverters to oscillate." (TPL Opening Brief at 11:20–26.) But it is elementary that Judge Ward's claim construction is not binding on this Court or on any of the Plaintiffs.

In any event, Judge Ward's construction of "ring oscillator" does not support TPL's position, which appears to be that if an "inversion" by itself can make a "single inversion oscillator," such "inversion" is somehow precluded from being a component of the "ring oscillator." Nowhere does Judge Ward's construction require such preclusion. Instead, presented with evidence that an oscillator could be made with a single inversion, Judge Ward merely accepted TPL's position that the *claimed* ring oscillator must nevertheless have multiple inversions, without limiting what type of inversions that could be used. (Otteson Decl., Ex. 3 at

rothing more than determining the scope of TPL's continuing disclaimer of Talbot's voltage controlled oscillator, so that the distinction from Talbot—as articulated by the patent owner in the
 prosecution history—can be properly reflected in the claim construction. This is nothing more
 exotic than application of prosecution history estoppel.

² As explained in Plaintiffs' opening papers (Plaintiffs' Op. Supp. Br. at 11), Dr. Oklobdzija analyzes a different, hypothetical circuit that <u>removes</u> everything in Talbot Figure 3 except for the Schmitt-trigger 52 and input capacitors, and <u>adds a direct connection between the Schmitt-trigger 52's input and the output that is not present in Talbot</u>. (Supp. Oklobdzija Decl. ¶ 15 (Chen Decl., Ex. 17), *Acer* Action, Dkt. No. 363-17; *see also* Oklobdzija 10/12/12 Dep. at 609:4-12, 610:1-10, Ex. 77, (Chen Supp. Decl., Exs. 24 and 32).)

28

²⁰

 ¹ Indeed, TPL argues with Judge Ware's order: "TPL believes this approach is not an appropriate subject for claim construction. The Federal Circuit has never suggested that it is the role of the district court to evaluate the *technical merits* of the applicant's arguments in construing a claim." (TPL's Opening Brief at 10:11–13 (emphasis in original).) But this supplemental briefing is doing

11 (Acer Action, Dkt. No. 357-3).)

2 3

1

D. Dr. Oklobdzija's New Definition of "Ring Oscillator" Cannot Be Adopted Because It Is Unsupported and Met by Talbot.

At deposition, Dr. Oklobdzija admitted that he did not apply any party's proposed 4 definition of "ring oscillator." (Oklobdzija 10/12/12 Dep. at 406:11–407:14 (Chen Supp. Decl., 5 Ex. 24).) Instead, he pointed to the first sentence of paragraph 7 in his declaration as his 6 definition of "ring oscillator." (Id. at 406:24-407:2.) That sentence reads, "Ring oscillators are 7 **able** to provide a continuous periodic output **because** they have an odd number of inverting 8 components arranged in a loop or 'ring.'" (Supp. Oklobdzija Decl. at ¶7 (Chen Decl., Ex. 17) 9 (emphasis added).) That "definition" is different from TPL's proposed structural definition, 10 adding the functional limitation that ring oscillators are "able to provide a continuous periodic 11 output because they have an odd number of "inverting components." TPL's proposed functional 12 limitation is not in the intrinsic record and so cannot be properly read into the claim construction 13 of "ring oscillator." Indeed, TPL offers no authoritative treatise or paper setting forth or applying 14 such a definition for "ring oscillator," just the unsupported opinion of Dr. Oklobdzija. Such 15 unsupported testimony is not entitled to any weight. *Phillips v. AWH Corp.*, 415 F.3d 1303, 1318 16 (Fed. Cir. 2005) ("[C]onclusory, unsupported assertions by experts as to the definition of a claim 17 term are not useful to a court.") 18

But beyond that, Talbot Figure 3 meets Dr. Oklobdzija's new proposed functional 19 limitation. Talbot explains how Figure 3 works, and that explanation makes clear that the 20 voltage-controlled oscillator in Figure 3 provides a continuous periodic output because it has an 21 odd number (3) of inverting components arranged in a loop that perpetually change the input into 22 the next inverting component. (Talbot at 7:56–8:21 (Chen Decl., Ex. 9) (concluding, "Thus, an 23 oscillating output signal will be provided at the output 56 of the voltage controlled oscillator 24 circuit and the oscillation will be sustained.").) Dr. Wolfe's declaration explains the same thing. 25 (Supp. Wolfe Decl. at ¶¶ 9, 11, 15 and 23 (Chen Decl., Ex. 8).) 26

Because Dr. Oklobdzija's new definition of "ring oscillator" is unsupported and in any
event met by the disclaimed voltage-controlled oscillator in Talbot, it cannot be adopted.

E. Talbot's Schmitt Trigger 52 Is an Inverter and Perpetuates the Oscillation in the Same Way as a Standard Inverter.

TPL argues that a Schmitt trigger is structurally and operationally different from an "inverter." To the contrary, Dr. Wolfe explains that Schmitt trigger 52 of Talbot Figure 3 is an "inverter." (*Id.* at ¶¶ 13–24.) Dr. Wolfe specifically explains, "The Schmitt trigger 52's inverting function is used to sustain the oscillation of the Talbot [voltage-controlled oscillator] in the same way that the inverters disclosed in the '336 patent sustain oscillation in the 'ring oscillator.'" (*Id.* at ¶ 23.)

Dr. Wolfe's testimony is supported by multiple independent sources (attached as exhibits to his declaration), as well as Exhibit A to Dr. Oklobdzija's Supplemental Declaration (Chen Decl., Ex. 17), which captions the very symbol used to represent Talbot Figure 3's Schmitt trigger 52 as a "Schmitt trigger inverter." Curiously, TPL failed to include with its opening papers Exhibit A of the Supplemental Oklobdzija declaration, which clearly shows a "Schmitt trigger inverter." Plaintiffs have provided it as part of Exhibit 17 to the Chen Declaration, and the relevant portion of the figure is reproduced below, together with symbol 52 from Talbot Figure 3:



(Supp. Oklobdzija Decl., Ex. A, slide 3 (Chen Decl., Ex. 17, at 14 of 50); Talbot, Figure 3 (Chen Decl., Ex. 9).) Dr. Oklobdzija admitted the above symbol is the same as that found in Talbot Figure 3. (Oklobdzija 10/12/12 Dep. at 445:6–446:2 (Chen Supp. Decl., Ex. 24).)

In its opening papers, TPL argues that the hysteresis on the input of the Schmitt trigger somehow disqualifies a Schmitt trigger inverter as a component of the claimed "ring oscillator." But hysteresis is irrelevant to how the inverting function of the Schmitt trigger 52 sustains the oscillation. (Supp. Wolfe Decl. ¶ 15 (Chen Decl., Ex. 8).) The hysteresis just protects the output from instability caused by noise on the input. (*Id.* at ¶ 16.) This point is actually illustrated by Dr. Oklobdzija's Exhibit A, as shown below:



Case5:08-cv-05398-PSG Document317 Filed11/09/12 Page15 of 23

Dr. Oklobdzija conceded at deposition that the symbol used in Talbot Figure 3 is an inverting type 2 of Schmitt-trigger, but asserted it was not properly considered to be an "inverter." (Oklobdzija 3 10/12/12 Dep. at 443:17–444:19 (Chen Supp. Decl., Ex. 24).) This testimony is directly 4 contradicted by Dr. Oklobdzija's testimony describing the operation of circuit 52: "Yes. I -- I 5 agree, if you put a square wave at the input of 52, the output is going to be a square wave in the 6 180-degree opposite phase." (Id. at 572:9–11.) Dr. Oklobdzija also admitted that, when the Schmitt trigger 52 has a high input, its output would be low, and when it has a low input, its 8 output would be high. (*Id.* at 571:3–18.) These functions—a high input resulting in a low output, 9 and vice-versa, and a 180 degree phase shift from input to output—are exactly what an inverter 10 does, and what it is designed to do. The fact that an inverter might have a Schmitt trigger input does not change its function at all. Similarly, the label "Schmitt trigger" is unimportant. The 12 circuit performs an inversion, so it is an inverter. This testimony is also contradicted by Exhibit A 13 to Dr. Oklobdzija's own declaration, which repeatedly calls the same symbol numbered 52 in 14 Talbot Figure 3 a "Schmitt-trigger inverter." (Supp. Oklobdzija Decl., Ex. A, slide 3 (Chen Decl., 15 Ex. 17 at 14, 15, and 19).)

16 As to transistor pair 48 and 49, Dr. Oklobdzija admitted that the transistor pair taken alone 17 has the same structure as a textbook "inverter" cited by Dr. Wolfe (Oklobdzija 10/12/12 Dep. at 18 511:4–512:5; 515:16–517:2 (Chen Supp. Decl., Ex. 24)), and even further admitted that—given 19 time at least—the input to transistor pair 48 and 49 has the opposite phase as the output. (Id. at 20 460:4–24.) Dr. Oklobdzija's own textbook identifies such a transistor pair as an "inverter." 21 (Supp. Wolfe Decl. at ¶ 12, at p. 6 and Ex. L (Chen Decl., Exs. 8 and 10).) Dr. Oklobdzija even 22 testified that one of ordinary skill in the art would interpret the symbol for "inverter 51" to 23 represent such a transistor pair. (Oklobdzija 10/12/12 Dep. at 511:4-512:5 (Chen Supp. Decl., 24 Ex. 24).) 25

Unavoidably, to distinguish Talbot over a "ring oscillator," Dr. Oklobdzija actually points to the control circuitry of the voltage controlled oscillator in Talbot Figure 3. Talbot identifies "input 43" as receiving the "control voltage." (Talbot, 7:31 (Chen Decl., Ex. 9).) According to

28

27

26

1

7

11

Case5:08-cv-05398-PSG Document317 Filed11/09/12 Page16 of 23

Dr. Oklobdzija, the frequency of oscillation of Talbot Figure 3 "really depends on the value of the capacitors 50 and 54 and the resistance of a transistors [sic] as we spoke about, 45 and 44, which is being **controlled by the input 43**, which determines the rate of **how fast those capacitors are** going to be charged or discharged. This is what determines the principal frequency of a Talbot oscillator." (Oklobdzija 10/12/12 Dep. at 450:9–17 (Chen Supp. Decl., Ex. 24 (emphasis added).) According to Dr. Oklobdzija, transistor pair 48 and 49 is not an "inverter" because they act as "current **control** switches" (*id.* at 461:4–9 (emphasis added)) for the current that is used to charge and discharge the capacitors, (*id.* at 460:16–18). By arguing that transistor pair 48 and 49 is somehow not an inverter because they are "current **control** switches" and that the frequency is determined in part by the time to charge or discharge the capacitors on the input to Schmitttrigger inverter 52, Dr. Oklobdzija is distinguishing Talbot based on its controllability. (See also, *e.g.*, *id.* at 488:13–23; 490:13–491:4; 638:20–639:1; 644:12–16; 647:25–648:6.) But the current **control** function performed by the transistor pair 48 and 49 does not alter its inversion function, so one of ordinary skill in the art would still consider the transistor pair to be an inverter. (See Wolfe Dep. at 91:12–92:13 (Chen Supp. Decl., Ex. 25).) For example, U.S. Patent No. 4,105,950 (hereinafter "Dingwall") discloses an identical control circuit as that in Talbot Figure 3 on top of a transistor pair (referred to in Dingwall as an "inverter"), also identical to Talbot's transistor pair 48 and 49. (See id. at 93:10–19 and Exs. 107, 109 (Chen Supp. Decl., Exs. 33, 34.); see also Dingwall at 1:45-46 ("Cascaded inverters I1, I2, and I3, with the output of I3 fed back to the input of I1, form a ring oscillator.")) Thus, one of ordinary skill in the art would recognize the transistor pair 48 and 49 in Talbot Figure as an inverter.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

The public is entitled to consistency in the interpretation of the claimed ring oscillator. Having told the Patent Office that Talbot does not disclose a ring oscillator, the "ring oscillator" claim term must be limited to avoid reading on Talbot. The only substantive limitation in the intrinsic evidence on "ring oscillator" is the statement found in the Examiner's interview summary that the claimed ring oscillator is non-controllable and variable based on the environment. Accordingly, Plaintiffs' construction should be adopted.

28

27

-12-

2
-

3

4

5

6

7

8

9

10

1

G. Plaintiffs' Construction Should Be Adopted To Avoid Recapture of Abandoned Subject Matter.

Having indisputably disclaimed the voltage-controlled oscillator as part of the Phase-Locked Loop ("PLL") in Talbot Figure 3, TPL has now alleged that the claimed "ring oscillator" limitation is satisfied by a voltage- or current-controlled oscillator in a phase-locked loop—the precise structure it told the Patent Office is not covered by its claims. For example, in its infringement contentions, TPL has made the following allegation as the basis for satisfying the "ring oscillator" limitation:

The presence of a PLL indicates the presence of a ring oscillator, either a <u>voltage controlled oscillator</u> ('VCO') or <u>current controlled oscillator</u> ('ICO'). [Underlying supplied.]

As TPL's contentions suggests, a voltage "controlled" oscillator or a current "controlled"
oscillator is an oscillator that is "controlled." TPL's own expert acknowledged as much when he
admitted that a voltage controlled oscillator "could be controlled by voltage or current." (*See*Oklobdzija 12/22/2010 Dep. at 354:14–19 (Chen Supp. Decl., Ex. 26) (emphasis added).)

To avoid the improper recapture of the abandoned subject matter and for all of the reasons
stated above and in Plaintiffs' opening papers, Plaintiffs' construction requiring the "ring
oscillator" to be "non-controllable" must be adopted.

18

III. OPERANDS THAT ARE PRESENT IN THE CLAIMED "INSTRUCTION REGISTER" MUST BE RIGHT JUSTIFIED.

19

A. An "Instruction Register" Has Always Been a Claim Limitation.

20 The key dispute regarding the term "instruction register" is whether statements in the 21 prosecution history, which echo the clear and unequivocal statements in the specification, support 22 a construction in which any operands present in the instruction register are right justified. During 23 prosecution of the '749 patent, the examiner hand-wrote the following sentence in a summary of 24 an October 25, 1994 interview: "Claim 1: Operand width is variable & right adjusted." TPL 25 attempts to dismiss this statement by asserting that "whatever discussion the examiner might have 26 had with the applicant in 1994 regarding operands is irrelevant to the construction of the term 27 'instruction register." TPL reasons that the term did not become "part of claim 1 until more than

28

sixteen years later," when claim 1 was amended during the '749 reexamination to expressly recite "an instruction register." (TPL Op. Supp. Br. at 6.) But TPL is wrong because, as explained below, claim 1 has always required an instruction register.

Claim 1 recites a microprocessor system that includes, among other components, a "means for fetching instructions" for the CPU. The "means for fetching" has always been recited in claim 1, and it is undisputed that the corresponding structure for this term under 35 U.S.C. § 112, ¶ 6 includes the instruction register 108 described in the specification. During the '749 reexamination, in fact, TPL specifically told the Patent Office that the corresponding structure of the "means for fetching instructions" in claim 1 includes the "instruction register." ('749 PH 1/25/2011 Amendment After Final at 18 (Chen Supp. Decl., Ex. 27) ("The patent owners have consistently contended that a proper construction of the corresponding language of claims 1 and 9 is what is now expressly recited in proposed claims 62 and 63 (with the understanding that the "instruction register" is among the "corresponding structure" with respect to the means for fetching instructions).") (emphasis added).) TPL's proposed construction for the "means for fetching" also includes instruction register 108. (See Joint Claim Construction Statement, Ex. B at 1–2 (Acer action, Dkt. No. 305-2).) While it is true that claim 1 was substantively narrowed in other ways during the '749 reexamination, there is no basis for TPL to argue that an "instruction register" was not a part of claim 1 until it was amended during reexamination.

19 20

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

B. Operands in the Instruction Register of the '749 Patent, if Present, Must Be Right Justified.

The '749 specification describes the requirement of right-justification using the type of 21 unequivocal and absolute language that is rarely found in patent specifications. ('749, 18:34–56.) 22 The specification describes the ability to handle variable width operands using the same opcode 23 as "magic" and proclaims that "[t]his magic is possible because operands must be right justified 24 in the instruction register. This means that the least significant bit of the operand is always 25 located in the least significant bit of the instruction register." ('749, 18:43–47 (emphasis added).) 26 Right justifying operands in the instruction register is not simply an optional design choice but a 27 characteristic that "must be" present, to accomplish the "magic" of the alleged invention. 28

Case5:08-cv-05398-PSG Document317 Filed11/09/12 Page19 of 23

Plaintiffs' opening brief was accompanied by a detailed declaration from Dr. May describing the instruction register in the '749 patent and explaining in detail its disclosure of variable-width instructions with right-justified operands. Dr. May's testimony stands unrebutted, and TPL does not seriously challenge any aspect of his technical description testimony. Nor did it submit anything from its own expert regarding this term.

6 7

8

9

10

11

12

13

14

15

16

17

18

1

2

3

4

5

TPL nonetheless argues that right-justified operands should not be read as a requirement of the claimed instruction register because instructions in the '749 patent can include "simple 8-bit, fixed-width instructions," and as such, "[n]othing in this embodiment requires operands or operands in the instruction register that are right-justified." (TPL Op. Supp. Br. at 4:21:5–1.) The 8-bit (one byte) instructions to which TPL is referring, however, have no operands whatsoever.

As Dr. May explained in his declaration, an instruction in the '749 patent "may consist simply of an opcode represented in 8 bits (one byte)." (May Decl. ¶ 7 (Chen Decl., Ex. 18).) A one-byte instruction with only an opcode, however, will necessarily have no operands. (*Id.* at ¶ 7 (explaining one-byte instructions having no operands).) This possibility is in no way excluded or impacted by Plaintiffs' proposed construction: "register that receives and holds one or more instructions for supplying to circuits that interpret the instructions, <u>in which any operands that are present</u> must be right-justified in the register." In the case of single-byte instructions, because no operands are present, the right justified requirement would not apply.

19 20

21

22

23

24

25

26

27

28

C. Plaintiffs' Proposed Construction Would Not Vitiate Claim 7.

TPL also argues that Plaintiffs' proposed construction of "instruction register" would render claim 7 superfluous. TPL did not reproduce dependent claim 7 in its brief, and for good reason— the claim is so lengthy and includes numerous limitations not at all encompassed by Plaintiffs' proposed construction. Claim 7, following the reexamination, recites:

7. The microprocessor system of claim **1** wherein said instruction register for the multiple instructions and a variable width operand to be used with one of the multiple instructions is connected to

said means for fetching instructions, means connected to said instruction register for supplying the multiple instructions in succession from said instruction register, a counter connected to control said means for supplying the multiple instructions to supply the multiple instructions in succession, means for decoding the multiple instructions connected to receive the multiple instructions in succession from the means for supplying the multiple instructions, said counter being connected to said means for decoding to receive incrementing and reset control signals from said means for decoding, said means for decoding being configured to control said counter in response to an instruction utilizing the variable width operand stored in said instruction register, and means connected to said counter to select the variable width operand for use with the instruction utilizing the variable width operand in response to said counter.

('749 patent, *Ex Parte* Reexamination Certificate, Claim 7 (Chen Decl., Ex. 22) (text removed during reexamination omitted).)

9 TPL acknowledges that "[t]he doctrine of claim differentiation is at its strongest when the
additional limitations proposed to be added to a parent claim appear in a dependent claim." (TPL
Op. Supp. Br. at 5:6–7.) TPL cannot seriously claim that the requirement in Plaintiffs' proposed
construction that "any operands that are present must be right-justified in the [instruction]
register" would render superfluous or otherwise vitiate the detailed limitations of claim 7. Claim
7 recites at least the following additional limitations and structures not in claim 1:
means connected to said instruction register for supplying the multiple

- means connected to said instruction register for supplying the multiple instructions in succession from said instruction register;
- a counter connected to control said means for supplying the multiple instructions to supply the multiple instructions in succession;
- means for decoding the multiple instructions connected to receive the multiple instructions in succession from the means for supplying the multiple instructions.

These additional structures, which all clearly differentiate claim 7 from claim 1, are not vitiated by Plaintiffs' proposed construction by merely requiring that any operands that are present be right-justified in the instruction register.

24 25

1

2

3

4

5

6

7

8

16

17

18

19

20

21

22

23

D. The "Operand Width Is Variable and Right-Adjusted" Comment in Interview Summary Refers to Issued Claim 1 of '749 Patent.

TPL speculates that the Examiner's hand-written note in the interview summary, "Claim 1: Operand width is variable & right adjusted," was a mistake because the original claim 1 was withdrawn at that time. TPL asserts that the Examiner was likely referring to claim 11 (issued claim 7) by the "Claim 1" reference. But TPL's theory is unsupported. The prosecution record actually reveals that the reference to "Claim 1" was directed at application claim 3 at that time, which issued as claim 1 of the '749 patent.

By the time the interview took place, claim 1 had been withdrawn and claim 2 was cancelled. ('749 PH 12/31/92 Office Action at 1 (Chen Supp. Decl., Ex. 28).) Claim 3 was therefore the first active claim under reexamination at the time of the interview. Claim 3 was also renumbered and issued as claim 1. ('749 PH 7/6/93 Amendment at 2 (Chen Supp. Decl., Ex. 29); '749 PH Amendment of 11/9/94 at 1 (Chen Supp. Decl., Ex. 30).)

TPL's speculation that the Examiner was referring to claim 11 is refuted by both parties' 10 accounts of the interview summary. The Examiner made no reference to claim 11 as being discussed during the interview. Instead, in the "Claims discussed:" section of the Interview 12 Summary, the Examiner referred only to claims 3, 26, and 27. ('749 PH 10/25/94 Interview 13 Summary (Chen Supp. Decl., Ex. 31).) And the applicants, in their summary of the interview, 14 made no reference to claim 11 as having been discussed during the interview. The applicants 15 instead referred to claim 3. ('749 PH Amendment of 11/9/94 at 4–5 (Chen Supp. Decl., Ex. 30).) 16 Based on the prosecution history record, it is apparent that the Examiner's comments were directed at application claim 3, which issued as claim 1.

18

19

20

21

22

23

24

25

26

27

28

///

///

///

///

///

///

///

///

17

IV. CONCLUSION

For the foregoing reasons, Plaintiffs' constructions should be adopted in their entirety.

1

2

9

11

	Cas	e5:08-cv-05398-PSG	Document317	Filed11/09/12	Page22 of 23
1	Dated:	November 9, 2012		K&L GATES LI	_P
2					
-				By: <u>/s/ Timothy</u>	Walker
5				Timothy.walker@	@klgates.com
4				Howard Chen, E	sq.
5				Howard.chen@k Harold H. Davis.	Igates.com Jr., Esa.
6				Harold.davis@kl	gates.com
7				Jas Dhillon, Esq.	ata com
,				Jeffrey M. Ratino	off
8				Jeffrey.ratinoff@	klgates.com
9				K&L Gates LLP	ro Center Suite 1200
10				San Francisco, C	A 94111
11				Phone: (415) 882 Fax: (415) 882-8	2-8200 3220
12				Attorneys for Ac and Gateway. In	er, Inc., Acer America Corp. c.
13					
14	Dated:	November 9, 2012		COOLEY LLP	
15				By: <u>/s/ Kyle D</u> .	. Chen
16				Kyle D. Chen, Es	Sq.
17				Heidi L. Keefe, H	Esq.
18				Mark R. Weinste	com in, Esq.
19				mweinstein@coo	bley.com
20				3000 El Camino Five Palo Alto Se	Real quare, 4th Floor
21				Palo Alto, Califo Phone: (650) 84	rnia 94306 3-5000
22				Fax: (650) 857-0)663
23				Attorneys for HI America, Inc.	TC Corporation and HTC
24					
25					
26					
27					
28					
	Case Nos.	. 5:08-cv-00877, 5:08-cv-00882, 5:08	3-cv-05398 -1	8- PLA SUPPLEM	INTIFFS' CONSOLIDATED RESPONSIVE IENTAL CLAIM CONSTRUCTION BRIEF

	Case5:08-cv-05398-PSG Docum	nent317 Filed1	1/09/12 Page23 of 23
1	Dated: November 9, 2012	BAKER	2 & MCKENZIE
1 2	Dated. November 9, 2012	DAKLI	(& MCKENZIE
2		By: <u>/s/</u>	Edward Runyan
З Л		Edward Edward	.Runyan@bakernet.com
т 5		Baker & 130 Eas	t McKenzie t Randolph Drive
6		Chicago Phone:	o, IL 60601 (312) 861-8811
7		Fax: (3	12) 698-2341
, 8		Attorne	ys for Barco, N.V.
9			
10	ATTESTATIO	ON PER GENER	AL ORDER 45
11	I, Edward Runyan, am the EC	CF User whose I	D and password are being used to file
12	Plaintiffs' Consolidated Responsive Cla	im Construction	Brief. In compliance with General Order
13	45, X.B., I hereby attest that the counsel	listed above have	e concurred with this filing.
14		D	
15	Dated: November 9, 2012	Ву:	<i>/s/ Edward Runyan</i> Edward Runyan
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			
		10	PLAINTIEES' CONSOLIDATED RESPONSIVE

	Case5:08-cv-05398-PSG Document3	17-1 Filed11/09/12 Page1 of 3				
1	COOLEY GODWARD KRONISH LLP HEIDI L. KEEFE (178960) (hkeefe@cooley MARK R WEINSTEIN (193043) (mweinste	.com)				
2	KYLE D. CHEN (239501) (kyle.chen@cooley.com) Five Palo Alto Square 3000 El Camino Real Palo Alto, CA 94306-2155 Telephone: (650) 843-5000 Facsimile: (650) 857-0663					
5						
4 5						
6	Attorneys for Plaintiffs HTC CORPORATION and					
7	HTC AMERICA, INC.					
8						
9	UNITED STAT	ES DISTRICT COURT				
10	NORTHERN DIS	TRICT OF CALIFORNIA				
11	SAN JOSE DIVISION					
12						
13	ACER, INC., ACER AMERICA	Case No. 5:08-cv-00877 PSG				
14	Plaintiffs,	(Related to Case Nos. 5:08-cv-05398 JF and 5:08-cv-00877 JF)				
15	V.	SUPPLEMENTAL DECLARATION OF				
16 17	TECHNOLOGY PROPERTIES LIMITED, PATRIOT SCIENTIFIC	KYLE D. CHEN IN SUPPORT OF PLAINTIFFS' CONSOLIDATED RESPONSIVE CLAIM CONSTRUCTION				
18	CORPORATION, and ALLIACENSE LIMITED,	BRIEF				
19	Defendants.	Date: November 30, 2012 Time: 10:00 a m				
20		Place: Courtroom 5, 4th Floor				
20		Judge: Paul Singh Grewal				
21	HTC CORPORATION, HTC AMERICA, INC	Case No. 5:08-cv-00882 PSG				
22	Plaintiffs,					
24	V.					
25	TECHNOLOGY PROPERTIES					
26	LIMITED, PATRIOT SCIENTIFIC CORPORATION, and ALLIACENSE					
27	LIMITED,					
28	Detendants.					

	Case5:08-cv-05398-PSG Document317-1 Filed11/09/12 Page2 of 3				
1	BARCO N.V., a Belgian corporation, Case No. 5:08-cv-05398 PSG				
2	Plaintiff,				
3	v.				
4	TECHNOLOGY PROPERTIES LTD., PATRIOT SCIENTIELC CORP.				
5	ALLIACENSE LTD.,				
6	Defendants.				
7					
8	I, Kyle D. Chen, declare:				
9	1. I am an attorney at the law firm of Cooley LLP, counsel in this action for Plaintiffs				
10	HTC Corporation and HTC America, Inc. (collectively "HTC"). I make this declaration in				
11	support of Plaintiffs' Consolidated Responsive Supplemental Claim Construction Brief. I have				
12	personal knowledge of the facts contained within this declaration, and if called as a witness, could				
13	testify competently to the matters contained herein.				
14	2. Attached to this declaration as Exhibit 24 is a true and correct copy of excerpts				
15	from the deposition of Vojin Oklobdzija taken on October 12, 2012.				
16	3. Attached to this declaration as Exhibit 25 is a true and correct copy of excerpts				
17	from the deposition of Andrew Wolfe, Ph.D., taken on October 15, 2012.				
18	4. Attached to this declaration as Exhibit 26 is a true and correct copy of excerpts				
19	from the deposition of Vojin Oklobdzija taken on December 22, 2010.				
20	5. Attached to this declaration as Exhibit 27 is a true and correct copy of the				
21	Amendment in Response to Advisory Action in Ex Parte Reexamination Proceedings, dated				
22	January 25, 2011, from the file history of the reexamination of U.S. Patent No. 5,440,749 to				
23	Charles H. Moore et al.				
24	6. Attached to this declaration as Exhibit 28 is a true and correct copy of the Office				
25	Action, dated December 31, 1992, from the file history of U.S. Patent No. 5,440,749 to Charles				
26	H. Moore et al.				
27					
28					
	Case Nos. 5:08-cv-00877, 5:08-cv-00882, 5:08-cv-05398-2-CHEN SUPP. DECLARATION ISO CONSOLIDATED OPENING SUPPL. CLAIM CONSTRUCTION BRIEF				

Case5:08-cv-05398-PSG	Document317-1	Filed11/09/12	Page3 of 3
-----------------------	---------------	---------------	------------

1	7. Attached to this declaration as Exhibit 29 is a true and correct copy of the
2	Amendment, dated July 6, 1993, from the file history of U.S. Patent No. 5,440,749 to Charles H.
3	Moore et al.
4	8. Attached to this declaration as Exhibit 30 is a true and correct copy of the
5	Amendment, dated November 9, 1994, from the file history of U.S. Patent No. 5,440,749 to
6	Charles H. Moore et al.
7	9. Attached to this declaration as Exhibit 31 is a true and correct copy of the
8	Examiner Interview Summary Record, dated October 25, 1994, from the file history of U.S.
9	Patent No. 5,440,749 to Charles H. Moore et al.
10	10. Attached to this declaration as Exhibit 32 is a true and correct copy of Exhbit 77
11	to the deposition of Vojin Oklobdzija taken on October 12, 2012.
12	11. Attached to this declaration as Exhibit 33 is a true and correct copy of U.S. Patent
13	No. 4,105,950 issued to Andrew Gordon Francis Dingwall, on August 8, 1978, and marked as
14	Exhibit 107 at the deposition of Andrew Wolfe, Ph.D., taken on October 15, 2012
15	12. Attached to this declaration as Exhibit 34 is a true and correct copy of excerpts
16	from the deposition of Andrew Wolfe, Ph.D., taken on October 15, 2012 and Exhibits 108 and
17	109 thereto.
18	
19	I declare under penalty of perjury that to the best of my knowledge the foregoing is true
20	and correct. Executed on November 9, 2012 in Palo Alto, California.
21	/s/_Kyle D. Chen
22	1075599 Kyle D. Chen
23	
24	
25	
26	
27	
28	
	Case Nos. 5:08-cv-00877, 5:08-cv-00882, 5:08-cv-05398-3-CHEN SUPP. DECLARATION ISO CONSOLIDATED OPENING SUPPL. CLAIM CONSTRUCTION BRIEF

Case5:08-cv-05398-PSG Document317-2 Filed11/09/12 Page1 of 19

EXHIBIT 24

Case5:08-cv-05398-PSG Document317-2 Filed11/09/12 Page2 of 19

Vojin Oklobdzija

San Francisco, CA

October 12, 2012

Page 395

1	UNITED STATES DISTRICT COURT
2	FOR THE NORTHERN DISTRICT OF CALIFORNIA
3	000
4	ACER, INC., ACER AMERICA
5	CORPORATION AND GATEWAY, INC.,
б	PLAINTIFFS,
7	vs. No. 5:08-CV-00877
8	TECHNOLOGY PROPERTIES LIMITED,
9	PATRIOT SCIENTIFIC CORPORATION
10	AND ALLIACENSE, ET AL.,
11	
	DEFENDANTS.
12	
13	·
14	VIDEOTAPED DEPOSITION OF
15	VOJIN OKLOBDZIJA
16	(Volume III, Pages 395 - 653)
17	Friday, October 12, 2012
18	
19	
20	
21	
22	
23	
24	Reported By:
25	KATHLEEN WILKINS, CSR #10068, RPR, CRR, CCRR, CLR

Vojin Oklobdzija

San Francisco, CA

	Dage 396		Dage 398
1		1	ADDEAD ANICES OF COUNTEL (Continued)
1	DEPOSITION OF VOJIN OKLOBDZIJA	T	APPEARAINCES OF COUNSEL (Continued)
2	BE IT REMEMBERED that on Friday, October	2	For the Defendants HTC CORPORATION, HTC AMERICA,
3	12, 2012, commencing at the hour of 10:42 a.m.	3	INC.:
4	thereof, at K&L GATES, Four Embarcadero Center,	4	COOLEY, LLP
5	Suite 1200, San Francisco, California, before me,	5	BY: KYLE CHEN, Ph.D., Attorney at Law
6	Kathleen A. Wilkins, RPR, CRR, CRP, a Certified	6	3175 Hanover Street
7	Shorthand Reporter, in and for the State of	7	Palo Alto, California 94304-1130
8	California, personally appeared VOJIN OKLOBDZIJA,	8	Telephone: (650) 843-5007
9	a witness in the above-entitled court and cause,	9	E-mail: Kyle.chen@cooley.com
10	who, being by me first duly re-sworn, was	10	
11	thereupon examined as a witness in said action.	11	For the Defendant BARCO N.V., a Belgian
12	-	12	corporation:
13		13	BAKER & MCKENZIE LLP
14		14	(Appearing telephonically)
15		15	Edward K. Runyan. Attorney at Law
16		16	130 Fast Randolph Drive, Suite 3900
17		17	Chicago, Illinois, 60601
1.0		18	Telenhone: (312) 861-8811
10		19	E-mail: Edward Runvan@bakermckenzie.com
20		20	
20		20	
21		21	ALSO PRESENT:
22		22	Philip Knolles, Videographer
23		23	-0U0-
24		24	
25		25	
	Page 397		. Page 399
1	APPEARANCES OF COUNSEL	1	INDEX
2		2	INDEX OF EXAMINATIONS
3	For the Plaintiffs:	3	PAGE
4	K&L GATES	4	CONTINUED EXAMINATION BY MR. WALKER403
5	BY: TIMOTHY P. WALKER, ESQ.	5	EXAMINATION BY MR. RUNYAN538
6	Four Embarcadero Center, Suite 1200	б	EXAMINATION BY MR. CHEN574
7	San Francisco, California 94111	7	INDEX OF EXHIBITS
8	Telephone: (415) 882-8200	8	EXHIBIT DESCRIPTION PAGE
9	E-mail: Timothy.walker@klgates.com	9	Exhibit 66 Document entitled,404
10		10	"Plaintiffs' Notice of
11	For the Defendants TECHNOLOGY PROPERTIES LIMITED	11	Deposition of Dr. Vojin
12	AND ALLIACENSE LIMITED:	12	Oklobdzija"
13	AGILITY IP LAW	13	Exhibit 67 Document entitled,404
14	BY: JAMES C. OTTESON, ESQ.	14	"Supplemental Declaration
15	149 Commonwealth Drive	15	of Dr. Vojin Oklobdzija"
16	Menlo Park, California 941025	16	Exhibit 68 Exhibit A to Supplemental404
17	Telephone: (650) 227-4800	17	Declaration of Dr. Vojin
18	E-mail: Jim@agiligyiplaw.com	18	Oklobdzija
19	and	19	Exhibit 69 Exhibit B to Supplemental405
20	OTTESON LAW GROUP, AGILITY IP LAW	20	Declaration of Dr. Vojin
21	BY: MICHELLE G. BREIT, ESQ.	21	Oklobdzija
22	14350 N 87th Street, Suite 190	22	Exhibit 70 Exhibit B to the joint407
23	Scottsdale, Arizona 85260	23	claim construction of the
24	Telephone: (480) 646-3434	24	parties
25	E-mail: Mbreit@abilityiplaw.com	25	
1			

2 (Pages 396 to 399)

Case5:08-cv-05398-PSG Document317-2 Filed11/09/12 Page4 of 19

Vojin Oklobdzija

San Francisco, CA

October 12, 2012

	Page 404		Page 406
1	the same.	1	that that is Exhibit B to your supplemental
2	MR. WALKER: Just for the record, let's	2	declaration.
3	mark as Exhibit 66 Plaintiffs' Notice of	3	A. Yes.
4	Dr. Vojin	4	O Let's go back to Exhibit 67 which is
5	(Whereupon Deposition Exhibit 66 was	5	your supplemental declaration And look at page
6	marked for identification)	6	2 There's a heading there heading Roman numeral
7	MR OTTESON: I'm sorry Did you say		I and it uses the words "ring oscillator" in
, Q	669		n, and it uses the words fing oscillator in
0	MD WALKED, Voc	0	quoies.
9 10	MR. WALKER. 165.	9	Do you see mat?
10	Q. All fight. And, Dr. Okłobazija, do you	10	A. $Y \in S, T \in C$
11	understand you're appearing here by agreement by		Q. What definition of "ring oscillator" are
12	the parties?	12	you using in your declaration?
13	A. I'm here appearing by?	13	A. I'm using the generally accepted
14	Q. Agreement of the parties.	14	definition of "ring oscillator" that is being
15	A. Yes.	<mark>15</mark>	taught in courses that I teach and it's present in
16	MR. WALKER: Let's mark as Exhibit 67 a	<mark>16</mark>	textbooks.
17	pleading entitled "Supplemental Declaration of	17	Q. Okay. Is there a paragraph of your
18	Dr. Vojin Oklobdzija." And this is just the text.	18	supplemental declaration that sets forth this
19	I'll mark separately the the exhibits to it.	19	definition of "ring oscillator" somewhere?
20	(Whereupon, Deposition Exhibit 67 was	20	A. It is at paragraph 7.
21	marked for identification.)	21	O. Is it the entire paragraph or just a
22	MR. WALKER: And we'll mark as	22	part of that paragraph?
23	Exhibit 68 Exhibit A to the supplemental	23	A. Let me read through that.
24	declaration that we just marked.	24	You can use the first sentence as a
25	(Whereupon, Deposition Exhibit 68 was	25	definition, which is being amplified by the other.
	Page 405		Page 407
1	marked for identification.)	1	explaining the nature of of the oscillation and
2	MR. OTTESON: Thank you.	2	ring oscillator.
3	MR. WALKER: We'll mark as Exhibit 69	3	O. So did you get that definition from a
4	Exhibit B to the supplemental declaration that was	4	specific source?
5	previously marked.	5	A. I have consulted different sources. And
6	(Whereupon, Deposition Exhibit 69 was	6	as a matter of fact, I think I can point also to
7	marked for identification.)	7	one in my declaration, which is from Fairchild
8	BY MR. WALKER:	8	Semiconductor application note, which was a
9	Q. So, Dr. Oklobdzija, take a look at	9	figure – Figure 1.
10	Exhibit 67 first and tell me if you recognize	10	And over the years, what I have I
11	that	11	have encountered in numerous nublications in the
	that.		have encountered in numerous publications in the
12	A. Yes, I I recognize it. It is my	12	literature. But I have not quoted any specific
12 13	A. Yes, I I recognize it. It is my declaration which was submitted on September 14th.	12 13	literature. But I have not quoted any specific definition here of "ring oscillator." It is
12 13 14	 A. Yes, I I recognize it. It is my declaration which was submitted on September 14th. Q. Is that your signature on the last page 	12 13 14	literature. But I have not quoted any specific definition here of "ring oscillator." It is commonly understood term.
12 13 14 15	 A. Yes, I I recognize it. It is my declaration which was submitted on September 14th. Q. Is that your signature on the last page of 	12 13 14 15	literature. But I have not quoted any specific definition here of "ring oscillator." It is commonly understood term. MR. WALKER: Let's mark as Exhibit 70
12 13 14 15 16	 A. Yes, I I recognize it. It is my declaration which was submitted on September 14th. Q. Is that your signature on the last page of A. Yes 	12 13 14 15 16	literature. But I have not quoted any specific (definition here of "ring oscillator." It is commonly understood term.) MR. WALKER: Let's mark as Exhibit 70 what's been filed in this action as a part of the
12 13 14 15 16 17	 A. Yes, I I recognize it. It is my declaration which was submitted on September 14th. Q. Is that your signature on the last page of A. Yes Q the declaration? 	12 13 14 15 16 17	literature. But I have not quoted any specific (definition here of "ring oscillator." It is commonly understood term.) MR. WALKER: Let's mark as Exhibit 70 what's been filed in this action as a part of the joint claim construction statement of the parties.
12 13 14 15 16 17 18	 A. Yes, I I recognize it. It is my declaration which was submitted on September 14th. Q. Is that your signature on the last page of A. Yes Q the declaration? A the signature is mine. 	12 13 14 15 16 17 18	literature. But I have not quoted any specific definition here of "ring oscillator." It is commonly understood term. MR. WALKER: Let's mark as Exhibit 70 what's been filed in this action as a part of the joint claim construction statement of the parties. This is Exhibit B of the joint claim construction
12 13 14 15 16 17 18 19	 A. Yes, I I recognize it. It is my declaration which was submitted on September 14th. Q. Is that your signature on the last page of A. Yes Q the declaration? A the signature is mine. Q. Take a look at exhibit what was 	12 13 14 15 16 17 18 19	literature. But I have not quoted any specific definition here of "ring oscillator." It is commonly understood term. MR. WALKER: Let's mark as Exhibit 70 what's been filed in this action as a part of the joint claim construction statement of the parties. This is Exhibit B of the joint claim construction of the parties.
12 13 14 15 16 17 18 19 20	 A. Yes, I I recognize it. It is my declaration which was submitted on September 14th. Q. Is that your signature on the last page of A. Yes Q the declaration? A the signature is mine. Q. Take a look at exhibit what was marked as Exhibit 68 and just confirm for me that 	12 13 14 15 16 17 18 19 20	literature. But I have not quoted any specific definition here of "ring oscillator." It is commonly understood term. MR. WALKER: Let's mark as Exhibit 70 what's been filed in this action as a part of the joint claim construction statement of the parties. This is Exhibit B of the joint claim construction of the parties. (Whereupon, Deposition Exhibit 70 was
12 13 14 15 16 17 18 19 20 21	 A. Yes, I I recognize it. It is my declaration which was submitted on September 14th. Q. Is that your signature on the last page of A. Yes Q the declaration? A the signature is mine. Q. Take a look at exhibit what was marked as Exhibit 68 and just confirm for me that that is Exhibit A to your supplemental 	12 13 14 15 16 17 18 19 20 21	literature. But I have not quoted any specific definition here of "ring oscillator." It is commonly understood term. MR. WALKER: Let's mark as Exhibit 70 what's been filed in this action as a part of the joint claim construction statement of the parties. This is Exhibit B of the joint claim construction of the parties. (Whereupon, Deposition Exhibit 70 was marked for identification.)
12 13 14 15 16 17 18 19 20 21 22	 A. Yes, I I recognize it. It is my declaration which was submitted on September 14th. Q. Is that your signature on the last page of A. Yes Q the declaration? A the signature is mine. Q. Take a look at exhibit what was marked as Exhibit 68 and just confirm for me that that is Exhibit A to your supplemental declaration. 	12 13 14 15 16 17 18 19 20 21 22	literature. But I have not quoted any specific definition here of "ring oscillator." It is commonly understood term. MR. WALKER: Let's mark as Exhibit 70 what's been filed in this action as a part of the joint claim construction statement of the parties. This is Exhibit B of the joint claim construction of the parties. (Whereupon, Deposition Exhibit 70 was marked for identification.) BY MR. WALKER:
12 13 14 15 16 17 18 19 20 21 22 23	 A. Yes, I – I recognize it. It is my declaration which was submitted on September 14th. Q. Is that your signature on the last page of A. Yes Q the declaration? A the signature is mine. Q. Take a look at exhibit what was marked as Exhibit 68 and just confirm for me that that is Exhibit A to your supplemental declaration. A. Yes. 	12 13 14 15 16 17 18 19 20 21 22 23	literature. But I have not quoted any specific definition here of "ring oscillator." It is commonly understood term. MR. WALKER: Let's mark as Exhibit 70 what's been filed in this action as a part of the joint claim construction statement of the parties. This is Exhibit B of the joint claim construction of the parties. (Whereupon, Deposition Exhibit 70 was marked for identification.) BY MR. WALKER: Q. Do you recognize Exhibit 70?
12 13 14 15 16 17 18 19 20 21 22 23 24	 A. Yes, I – I recognize it. It is my declaration which was submitted on September 14th. Q. Is that your signature on the last page of A. Yes Q the declaration? A the signature is mine. Q. Take a look at exhibit what was marked as Exhibit 68 and just confirm for me that that is Exhibit A to your supplemental declaration. A. Yes. Q. And take a look take a look at what 	12 13 14 15 16 17 18 19 20 21 22 23 24	literature. But I have not quoted any specific definition here of "ring oscillator." It is commonly understood term. MR. WALKER: Let's mark as Exhibit 70 what's been filed in this action as a part of the joint claim construction statement of the parties. This is Exhibit B of the joint claim construction of the parties. (Whereupon, Deposition Exhibit 70 was marked for identification.) BY MR. WALKER: Q. Do you recognize Exhibit 70? A. I recognize it. I have looked at that
12 13 14 15 16 17 18 19 20 21 22 23 24 25	 A. Yes, I I recognize it. It is my declaration which was submitted on September 14th. Q. Is that your signature on the last page of A. Yes Q the declaration? A the signature is mine. Q. Take a look at exhibit what was marked as Exhibit 68 and just confirm for me that that is Exhibit A to your supplemental declaration. A. Yes. Q. And take a look take a look at what we marked as Exhibit 69 and just confirm for me 	12 13 14 15 16 17 18 19 20 21 22 23 24 25	literature. But I have not quoted any specific definition here of "ring oscillator." It is commonly understood term. MR. WALKER: Let's mark as Exhibit 70 what's been filed in this action as a part of the joint claim construction statement of the parties. This is Exhibit B of the joint claim construction of the parties. (Whereupon, Deposition Exhibit 70 was marked for identification.) BY MR. WALKER: Q. Do you recognize Exhibit 70? A. I recognize it. I have looked at that two years ago.

4 (Pages 404 to 407)

Case5:08-cv-05398-PSG Document317-2 Filed11/09/12 Page5 of 19

Vojin Oklobdzija

San Francisco, CA

October 12, 2012

	Page 440		Page 442
1	A. 52?	1	interchangeable with inverter, so that if I don't
2	Q. Yes.	2	have my inverter chips, I will use Schmitt
3	A. Yes.	3	triggers. No.
4	Q. What is that a symbol for?	4	Q. Take a look at Exhibit A of your
5	A. The symbol of the 52 is is commonly	5	declaration, which is Exhibit 68. The pages
6	known as a Schmitt trigger.	6	aren't numbered, but if you go in about if we
7	Q. What's a Schmitt trigger?	7	call the page that says, "Multivibrator circuits,"
8	A. Schmitt trigger is a device which	8	page 1
9	output	9	A. Okay.
10	MR. WALKER: Go off the record.	10	Q go past page 2 to page 3.
11	THE VIDEOGRAPHER: Do you want to go off	11	A. Okay.
12	or	12	Q. See the title there
13	MR. WALKER: We'll just let's just go	13	A. Yes.
14	on.	14	Q. – on page 3, "Schmitt Trigger
15	THE VIDEOGRAPHER: All right.	15	Inverter"?
16	MR. WALKER: I'll reask the question.	16	A. Yes.
17	Q. What is a Schmitt trigger?	17	Q. Is that incorrect?
18	A. A Schmitt trigger is a device that has	18	A. I would not use you know, if I am
19	two different thresholds. And this is what makes	19	clear in defining academic terms, if I am
20	it different from an inverter.	20	presenting to this this to students, I would
21	Q. So	21	call it "Schmitt trigger operation" because that
22	A. At one it will change the output when	22	explains the operation of Schmitt trigger.
23	the signal of the input is going from zero to one,	23	Q. What is Exhibit A to your declaration?
24	the output will change when that signal reaches	24	A. Exhibit A is a collection of lecture
25	particular threshold.	25	slides which I found on the subject, and they come
	Page 441		. Page 443
1	When the signal is going from one to	1	from Villanova University in this case.
2	zero, the output will change not when that signal	2	Q. How did you find them?
3	reaches the same threshold, as is the case in	3	A. I search on the Internet, and I search
4	inverter, but when it reaches a different lower	4	for keyword "Schmitt."
5	threshold, the output will change.	5	Q. Did you review them before attaching
6	So this is known as a Schmitt trigger.	6	them to your declaration?
.7	And it is purposely made this way because that	17	A. Yes, I looked at it.
8	function like in this particular Talbot	8	Q. Did you agree will them? A Not with everything. You know with
10	oscillator	10	every word But Luse them because what they do
11	O Have you seen in engineering literature	11	is they are they are describing the relaxation
12	Schmitt triggers referred to as inverters?	12	oscillator which is based on the use of a Schmitt
13	A. The engineering literature refers to	13	trigger and the charge, and this charge which is
14	Schmitt trigger as Schmitt trigger.	14	used in relaxation. And I use that to supplement
15	Q. You've seen the phrase "Schmitt trigger	15	my declaration of how that differs from the ring
16	inverter," correct?	16	oscillator.
17	A. If they want to characterize that	17	Q. All right. Staying with that page, that
18	Schmitt trigger can invert the signal, maybe. But	18	third page, titled "Schmitt Trigger Inverter," you
19	that depends on the context, again.	19	see there's a symbol under underneath it, a
∠0 21	I have to look at the particular context	20	"Stondard Invorter"? Do you see that?
⊿⊥ 22	trigger is Schmitt trigger and it's defined as a	22	Δ The one before $-$ yeah Lsee it says
22	Schmitt trigger in literature	23	"Standard Inverter " ves
24	And we don't use it we don't use it	24	O. Do you see that?
25	in place of inverter. Actually, it's not	25	A. Right.

Case5:08-cv-05398-PSG Document317-2 Filed11/09/12 Page6 of 19

Vojin Oklobdzija

San Francisco, CA

October 12, 2012

	Page 444		Page 446
1	O. If you go down	1	A. The 52 is the same symbol used on this
2	A. Right.	2	slide.
3	Q past the graphs, there's another	3	Q. That's labeled "Schmitt Trigger
4	symbol, another triangle with a bubble at the top.	4	Inverter" on the slide?
5	This one has hysteresis signal hysteresis	5	A. That slide is labeled "Schmitt Trigger
6	symbol inside the triangle.	6	Inverter."
7	Do you see that?	7	Q. All right. Let's go on to Slide 5. No,
8	A. Yeah.	8	I'm sorry. Let's go on to let's go to
9	Q. It's labeled "Schmitt Trigger Inverter."	9	Slide 4 I'm sorry, Slide 4. Slide 4 of
10	Do you see that?	10	Exhibit 68, see the title there is "Schmitt
11	A. Yeah, I see that.	11	Trigger Inverter Operation"?
<mark>12</mark>	Q. Do you agree with that label, "Schmitt	12	A. Yes, I see it.
<mark>13</mark>	Trigger Inverter," for that symbol?	13	Q. Do you agree with that title?
<mark>14</mark>	A. No. I think he wants to explain to	14	A. I already answered that question. If I
<mark>15</mark>	students how those two, when operating by	15	want to be pure, I would just call it Schmitt
<mark>16</mark>	inverting the signal, are different. So so	16	trigger operation because Schmitt trigger is
<mark>17</mark>	he's comparing the standard inverter inverter	17	Schmitt trigger. Because if I the students
18	with the Schmitt trigger to show how the two are	18	would confuse it with inverter, and I would not
<mark>19</mark>	different.	19	use that "inverter" in the title if I were to
20	Q. Do you agree with me that the I'm	20	write those slides. But those are not my slides.
21	sorry. I don't mean to cut you off, but I'm	21	Q. Let's go to Slide 8. Up at the top it
22	trying to make my plane.	22	says, "Example."
23	A. Yes, please.	23	A. All right.
24	Q. Do you agree with me that the symbol on	24	Q. And after "Example," it says, "Show how
25	page 3 of your Exhibit A to your supplemental	25	to use a 74LS14 Schmitt trigger inverter."
	Page 445		, Page 447
1	declaration labeled "Schmitt Trigger Inverter" is	1	Do you see that?
2	the same symbol as used in Figure 3 of the Talbot	2	A. Yes, I see that. And that shows how
3	reference labeled 52?	3	Schmitt trigger can oscillate with only one stage.
4	A. I have to look at my declaration which	4	Q. And it's referring to that as a as an
5	is in front of me.	5	inverter, the Schmitt trigger, correct?
6	Q. Im sorry. Im taiking about I don't	6	A. The outer of those slides uses that
6	vour declaration, which is Exhibit 68. Lbelieve		say freely or in a liberal way. I don't think
g	A Okay No 68 is Villanova slides	9	he's he's using a very precise terms
10	O. Yeah. That's what I'm talking about.	10	O. In the diagram of the solution
11	A. Okay.	11	A. Right.
12	Q. The third slide.	12	Q the symbol representing what the
<mark>13</mark>	A. Yeah.	13	slide calls a Schmitt trigger inverter is the same
<mark>14</mark>	Q. Labeled "Schmitt Trigger" "Schmitt	14	symbol as Feature 52 of Figure 3 of Talbot,
<mark>15</mark>	Inverter" at the top	15	correct?
16	A. Right.	16	A. Yes. It is the same symbol, and that
17	Q nght?	1.7	Ingure shows how Talbot can oscillate with only
10	And now 111 directing your attention to		one stage. which invener cant. So if you had
20	that slide	20	And that's again another distinction to show the
21	Do you see that?	21	distinction between Schmitt trigger and inverter
22	A. Yes. I see.	22	O. Let me direct your attention to Column 7
23	Q. And do you agree that that is the same	23	of Talbot, around line 31.
24	symbol that is being used in Figure 3 of the	24	A. 31?
25	Talbot reference, Feature 52?	25	Q. Yeah. And actually, just to orient

14 (Pages 444 to 447)

Vojin Oklobdzija

San Francisco, CA

	Decc. 449		
	Page 446		Page 450
1	ourselves, let's take a look at line 26, which is	1	the frequency of the oscillator?
2	the first sentence of that paragraph. It says:	2	A. I would have to modify the connections
3	"The voltage output from the	3	of 48 and 49 if I do that, and in order to make
4	buffer 16 is fed to an input	4	it operate. Because if you add another inverter
5	terminal 43 of the	5	in there
б	voltage-controlled oscillator	6	Q. Let's add two inverters.
7	circuit."	7	A. Okay. If you if you add another two
8	Do you see those words?	8	inverters, in general, it will not. Okay. And
9	A. Yes.	9	the reason is because the frequency of this
10	Q. All right. Down at line 31, it says,	10	oscillator really depends on the value of the
11	"The control voltage at input 43."	11	capacitors 50 and 54 and the resistance of a
12	Do you see those words?	12	transistors as we spoke about, 45 and 44, which is
13	A. Yes.	<mark>13</mark>	being controlled by the input 43, which determines
14	Q. All right. So looking at Figure 3 of	14	the rate of how fast those capacitors are going to
15	Talbot	15	be charged or discharged.
16	A. Right.	16	This is what determines the principal
17	Q looking at 43, that text is saying	17	frequency of a Talbot oscillator.
18	that what's coming into 43 is a control voltage?	18	Now, in general, if you vary the supply
19	A. Yes. That's the voltage that that	19	voltage, you will affect it to some extent. If
20	determines the frequency of oscillation of of	20	you add two inverters in the loop, you may affect
21	the Schmitt trigger relaxation oscillator used in	21	it to some extent. Depends on which frequency is
22	Figure 3.	22	oscillating. But in general, as it has been
23	Q. You said earlier that VCC is the supply	23	designed, it should not make substantial
24	voltage?	24	difference.
25	A. Yes.	25	Q. But it will make some difference?
	Page 449		, Page 451
1	Q. Does the frequency of oscillation of the	1	A. Not substantial. And I could
2	voltage-controlled oscillator of Figure 3 depend	2	Q. I'm not asking if it makes substantial
3	on the VCC?	3	difference. I'm asking if it will make any
4	A. Okay. Let me qualify that and answer it	4	difference.
5	in two way to make sure 1 m precise.	5	MS. BREIT: Object to form.
0 7	Figure 3 is controlled by input 43. And this is	0	a very general statement. Any change here of any
8	the voltage that's that primarily determines the	8	parameters will have some effect. And that's true
9	oscillation of the Talbot oscillator in Figure 3.	9	for any design.
10	And as I said previously, if I put 43 at zero, I	10	BY MR. WALKER:
11	can stop it.	11	Q. Okay. But there is a delay associated
12	Now, everything that is designed on the	12	with propagation of the signal through inverter
13	chip depends on in general, on the supply	13	51, correct?
14	voltage. That is basically the nature or a	14	A. Yes, but it is negligible. Let me just
15	physical characteristic. So if I changed VCC,	15	give you one example. If I if I take a ring
16	anything on this die, including Talbot, would	16	oscillator, and and suppose I can make
10	O I ooking at Figure 3 of Talbot if you	10	ring oscillator would not oscillato. Talbot will
19	were to add another inverter similar to inverter	19	O I'm asking if inverter 51
20	51, would that change the frequency at which it	20	A. Yes.
21	is if that was the only change you made if	21	O has a delay associated with it.
22	that was the only change you made, and you added	22	MS. BREIT: Objection.
23	another inverter like 51, say, between between	23	BY MR. WALKER:
24	node 56 and 51, and all other operating parameters	24	Q. Yes or no?
25	of the oscillator were the same, would that change	25	MS. BREIT: Form.
1			

15 (Pages 448 to 451)

Case5:08-cv-05398-PSG Document317-2 Filed11/09/12 Page8 of 19

Vojin Oklobdzija

San Francisco, CA

October 12, 2012

	Page 460		Page 462
1	A. No. Because if if the voltage 43	1	inverter
2	drops to zero, Talbot stops oscillating.	2	A. Okay.
3	Q. If Talbot is operating I'm sorry.	3	Q the pair of transistors acting as a
4	If the oscillator in Figure 3 of Talbot	4	transistor, as the input to that inverter changes,
5	is oscillating	5	is it true that the output does not change until a
6	A. Right.	6	certain threshold value is reached?
7	Q because 43 is not zero	7	A. Let me just be be precise. The
8	A. Yes. Because 43 is adjusted to the	8	inverter has what is called a transfer
9	frequency they desire.	9	characteristic or characteristic that shows how
10	Q then would you agree that transistors	10	the output changes a function of input, and that
11	48 and 49 are acting as an inverter?	11	is a curve that is followed when the input changes
12	A. They are acting as a current	12	from zero to one or travels back from one to zero,
13	controlled actually, as you said, Talbot	13	the exact same curve is being followed.
14	described them as switches. And I think I would	14	There is a period on this curve where
15	agree with that.	15	the inverter is in a linear region. And that
16	The function of 48 and 49 is to switch	16	switching is not instantaneous. It will change
17	that capacitors either in I mean either charge	17	from output value one to value zero following this
18	or discharge. The fact that the signal comes out	18	curve. And this is because it's not ideal.
<mark>19</mark>	in the opposite phase is not really relevant.	19	What we would ideally want to have out
20	Q. But the signal does come out in the	20	of it is to make an instant change at some
21	opposite phase?	21	threshold level. But that doesn't happen.
<mark>22</mark>	A. Yes. But that's not relevant. That's	22	So it will follow it will follow, the
<mark>23</mark>	irrelevant to the function of Talbot. The 48 and	23	output will stay relatively constant. Then we'll
24	49 are acting as switches.	24	go through the linear curve, and then it will
25	Q. Even though the output is coming out in	25	taper the other value and also stay relatively
	Page 461		. Page 463
1	opposite phase of the input, you would say that	1	constant.
2	transistors 48 and 49 are not inverting the input;	2	So what we have when we deal with
3	is that correct?	3	inverter, we are dealing with the ideal
4	A. Transistors 48 and 49 are part of larger	4	approximation of the inverter. So we would in
5	structure in which they operate as switches.	5	the ideal inverter, we would have a level when we
67	current control switches. To take them out of	6	Want that output to change.
/ Q	berg is zero and the output is one and say okay		Q. Is the Schilling ungger ideal?
9	this is inverter would not be correct in my mind	G G	Ω Does the I'm sorry?
10	O. Let's go to your declaration. 67.	10	A. It's not ideal, but it has two curves
11	Paragraph 8 on page 3.	11	that it follows, so that's how it differs from
12	A. Okay.	12	from the inverter.
13	Q. The sentence beginning on line 21:	13	There is one part when you when
14	"A Schmitt trigger is a	14	you're moving from one to zero, the output, and
15	bistable circuit such that, as the	15	there's one curve. And then when it goes back
16	input changes, the output does not	16	from from the output being zero to one, then it
17	change until a certain threshold	17	follows another curve, which is what what is
18	value is reached."	18	known as a hysteresis of that Schmitt trigger.
20	Lo you see mat?	179	Q. The inverter has a single threshold,
∠∪ 21	A. 165. O I want to compare that to a regular	20	Δ Ideally inverter would have single
22	inverter	22	one threshold while Schmitt trigger has two
23	A. Okay.	23	thresholds.
24	Q. As the input changes, as the input to a	24	Q. And when the threshold of the inverter
25	normal what you've been speaking of as an	25	is reached, the output abruptly changes to its

Vojin Oklobdzija

San Francisco, CA

October 12, 2012

	Page 488		Page 490
1	A It doesn't have as described '336	1	MS BREIT: Objection to form
2	• And in your view the capacitance on the	2	THE WITNESS: Yeah I haven't seen any
2	gates of the transistors that comprise the	2	in the '336 so there are none in the '336
4	inverters don't count as capacitors on the inputs	4	BY MR WAI KFR [.]
5	of those inverters: is that correct?	5	Ω Even though there is some resistance
5	A That is called intrinsic canacitance	6	between the stages?
7	This is called the input loading of anything that		A That's present you know with every
8	you connect to the output	8	everything that is that is manufactured by the
9	O So there's always some canacitance on	g	manufacturing process because any connector has
10	any input is what you're saving?	10	its resistance and that's the law of physics. We
11	A Because you cannot produce the gate or	11	don't have any material that has zero resistance
12	inverter without input canacitance	12	so or we don't know of any material vet
13	O And even though there's always	13	O Are you saying that the ring oscillator
14	capacitance on any input it's your view that	14	of the '336 patent cannot have a canacitor
15	inserting a capacitance on an inverter input means	15	resistor component in series on the inverter
16	you no longer have a ring oscillator?	16	input?
17	MS BREIT: Objection to form	17	MS_BREIT: Objection to form And L
18	THE WITNESS: I haven't said that You	18	iust want to say I think you're maybe going beyond
19	asked me about '336. The way it is described in	19	the scope of this because you're asking him to
20	'336, you have ring oscillator which doesn't have	20	construe the '336 patent as opposed to what the
21	any extra capacitance on any of the nodes, and	21	Court was looking for, which is the whether
22	and that's usually how ring oscillator is	22	Talbot is or is not a ring oscillator.
23	implemented.	23	MR. WALKER: Within the meaning of the
24	BY MR. WALKER:	24	'336.
25	O. And you used the word "extra	25	MS. BREIT: Well. let's see. Go ahead
	Page 489		Page 491
1	Page 489	1	and answer
1 2	Page 489 capacitance." Why did you use the word "extra capacitance"?	1	and answer. THE WITNESS: Yeah, I don't see it in
1 2 3	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra	1 2 3	Page 491 and answer. THE WITNESS: Yeah, I don't see it in '336, and I don't see a reason why one would put
1 2 3 4	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially	1 2 3 4	Page 491 and answer. THE WITNESS: Yeah, I don't see it in '336, and I don't see a reason why one would put that in ring oscillator.
1 2 3 4 5	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of	1 2 3 4 5	Page 491 and answer. THE WITNESS: Yeah, I don't see it in '336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER:
1 2 3 4 5 6	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation.	1 2 3 4 5 6	Page 491 and answer. THE WITNESS: Yeah, I don't see it in '336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors
1 2 3 4 5 6 7	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as	1 2 3 4 5 6 7	Page 491 and answer. THE WITNESS: Yeah, I don't see it in '336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance
1 2 3 4 5 6 7 8	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as opposed to intrinsic?	1 2 3 4 5 6 7 8	Page 491 and answer. THE WITNESS: Yeah, I don't see it in '336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance and the connections between the inverters include
1 2 3 4 5 6 7 8 9	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as opposed to intrinsic? A. The way they did add it in Talbot, they	1 2 3 4 5 6 7 8 9	Page 491 and answer. THE WITNESS: Yeah, I don't see it in '336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance and the connections between the inverters include a resistance?
1 2 3 4 5 6 7 8 9 10	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as opposed to intrinsic? A. The way they did add it in Talbot, they added this transistor 50 and 54, which uses the extra the sheared experience. So this is how	1 2 3 4 5 6 7 8 9 10	Page 491 and answer. THE WITNESS: Yeah, I don't see it in '336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance and the connections between the inverters include a resistance? A. That naturally comes with them. Every
1 2 3 4 5 6 7 8 9 10 11	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as opposed to intrinsic? A. The way they did add it in Talbot, they added this transistor 50 and 54, which uses the gate to the channel capacitance. So this is how you fabricate capacitor in the integrated circuit	1 2 3 4 5 6 7 8 9 10 11	Page 491 and answer. THE WITNESS: Yeah, I don't see it in '336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance and the connections between the inverters include a resistance? A. That naturally comes with them. Every transistor has its own resistance and its own capacitance. And wa capacitance
1 2 3 4 5 6 7 8 9 10 11 12 13	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as opposed to intrinsic? A. The way they did add it in Talbot, they added this transistor 50 and 54, which uses the gate to the channel capacitance. So this is how you fabricate capacitor in the integrated circuit fabrication process. So they fabricate it two	1 2 3 4 5 6 7 8 9 10 11 12 13	Page 491 and answer. THE WITNESS: Yeah, I don't see it in '336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance and the connections between the inverters include a resistance? A. That naturally comes with them. Every transistor has its own resistance and its own capacitance. And we cannot make a transistor without – that has no capacitance no resistance
$ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ 14 \\ $	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as opposed to intrinsic? A. The way they did add it in Talbot, they added this transistor 50 and 54, which uses the gate to the channel capacitance. So this is how you fabricate capacitor in the integrated circuit fabrication process. So they fabricate it, two capacitors in Figure 3 and added them to the node	1 2 3 4 5 6 7 8 9 10 11 12 13 14	Page 491 and answer. THE WITNESS: Yeah, I don't see it in '336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance and the connections between the inverters include a resistance? A. That naturally comes with them. Every transistor has its own resistance and its own capacitance. And we cannot make a transistor without that has no capacitance, no resistance. So that's naturally a part of it
1 2 3 4 5 6 7 8 9 10 11 23 14 15	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as opposed to intrinsic? A. The way they did add it in Talbot, they added this transistor 50 and 54, which uses the gate to the channel capacitance. So this is how you fabricate capacitor in the integrated circuit fabrication process. So they fabricate it, two capacitors, in Figure 3 and added them to the node 53.	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	Page 491 and answer. THE WITNESS: Yeah, I don't see it in '336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance and the connections between the inverters include a resistance? A. That naturally comes with them. Every transistor has its own resistance and its own capacitance. And we cannot make a transistor without that has no capacitance, no resistance. So that's naturally a part of it. That's why I said that's a natural ring oscillator
$ \begin{array}{c} 1\\2\\3\\4\\5\\6\\7\\8\\9\\10\\11\\12\\13\\14\\15\\16\end{array} $	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as opposed to intrinsic? A. The way they did add it in Talbot, they added this transistor 50 and 54, which uses the gate to the channel capacitance. So this is how you fabricate capacitor in the integrated circuit fabrication process. So they fabricate it, two capacitors, in Figure 3 and added them to the node 53. Q. Are you saying that the ring oscillator	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	Page 491 and answer. THE WITNESS: Yeah, I don't see it in '336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance and the connections between the inverters include a resistance? A. That naturally comes with them. Every transistor has its own resistance and its own capacitance. And we cannot make a transistor without that has no capacitance, no resistance. So that's naturally a part of it. That's why I said that's a natural ring oscillator which consists of inverters connected to each
$ \begin{array}{c} 1\\2\\3\\4\\5\\6\\7\\8\\9\\10\\11\\2\\13\\14\\15\\16\\17\end{array} $	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as opposed to intrinsic? A. The way they did add it in Talbot, they added this transistor 50 and 54, which uses the gate to the channel capacitance. So this is how you fabricate capacitor in the integrated circuit fabrication process. So they fabricate it, two capacitors, in Figure 3 and added them to the node 53. Q. Are you saying that the ring oscillator of the '336 patent cannot have any resistors on	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	Page 491 and answer. THE WITNESS: Yeah, I don't see it in '336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance and the connections between the inverters include a resistance? A. That naturally comes with them. Every transistor has its own resistance and its own capacitance. And we cannot make a transistor without that has no capacitance, no resistance. So that's naturally a part of it. That's why I said that's a natural ring oscillator which consists of inverters connected to each other without anything extra being added to that
$ \begin{array}{c} 1\\2\\3\\4\\5\\6\\7\\8\\9\\10\\11\\2\\13\\14\\15\\16\\17\\18\end{array} $	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as opposed to intrinsic? A. The way they did add it in Talbot, they added this transistor 50 and 54, which uses the gate to the channel capacitance. So this is how you fabricate capacitor in the integrated circuit fabrication process. So they fabricate it, two capacitors, in Figure 3 and added them to the node 53. Q. Are you saying that the ring oscillator of the '336 patent cannot have any resistors on any of the inverter inputs?	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	Page 491 and answer. THE WITNESS: Yeah, I don't see it in 336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance and the connections between the inverters include a resistance? A. That naturally comes with them. Every transistor has its own resistance and its own capacitance. And we cannot make a transistor without that has no capacitance, no resistance. So that's naturally a part of it. That's why I said that's a natural ring oscillator which consists of inverters connected to each other without anything extra being added to that or modified or you can certainly do make a
$ \begin{array}{c} 1\\2\\3\\4\\5\\6\\7\\8\\9\\10\\11\\12\\13\\14\\15\\16\\17\\18\\19\end{array} $	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as opposed to intrinsic? A. The way they did add it in Talbot, they added this transistor 50 and 54, which uses the gate to the channel capacitance. So this is how you fabricate capacitor in the integrated circuit fabrication process. So they fabricate it, two capacitors, in Figure 3 and added them to the node 53. Q. Are you saying that the ring oscillator of the '336 patent cannot have any resistors on any of the inverter inputs? MS. BREIT: Tm sorry. Can you repeat	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	Page 491 and answer. THE WITNESS: Yeah, I don't see it in 336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance and the connections between the inverters include a resistance? A. That naturally comes with them. Every transistor has its own resistance and its own capacitance. And we cannot make a transistor without that has no capacitance, no resistance. So that's naturally a part of it. That's why I said that's a natural ring oscillator which consists of inverters connected to each other without anything extra being added to that or modified or you can certainly do make a lot of modification and lot of alterations, but
$ \begin{array}{c} 1\\2\\3\\4\\5\\6\\7\\8\\9\\10\\11\\12\\13\\14\\15\\16\\17\\18\\19\\20\end{array} $	 Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as opposed to intrinsic? A. The way they did add it in Talbot, they added this transistor 50 and 54, which uses the gate to the channel capacitance. So this is how you fabricate capacitor in the integrated circuit fabrication process. So they fabricate it, two capacitors, in Figure 3 and added them to the node 53. Q. Are you saying that the ring oscillator of the '336 patent cannot have any resistors on any of the inverter inputs? MS. BREIT: Tm sorry. Can you repeat the question, please? I didn't hear it. 	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	Page 491 and answer. THE WITNESS: Yeah, I don't see it in 336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance and the connections between the inverters include a resistance? A. That naturally comes with them. Every transistor has its own resistance and its own capacitance. And we cannot make a transistor without that has no capacitance, no resistance. So that's naturally a part of it. That's why I said that's a natural ring oscillator which consists of inverters connected to each other without anything extra being added to that or modified or you can certainly do make a lot of modification and lot of alterations, but there's no need to do that.
$ \begin{array}{c} 1\\2\\3\\4\\5\\6\\7\\8\\9\\10\\11\\12\\13\\14\\15\\16\\17\\18\\9\\20\\21\end{array} $	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as opposed to intrinsic? A. The way they did add it in Talbot, they added this transistor 50 and 54, which uses the gate to the channel capacitance. So this is how you fabricate capacitor in the integrated circuit fabrication process. So they fabricate it, two capacitors, in Figure 3 and added them to the node 53. Q. Are you saying that the ring oscillator of the '336 patent cannot have any resistors on any of the inverter inputs? MS. BREIT: I'm sorry. Can you repeat the question, please? I didn't hear it. (Record read by the reporter as	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21	Page 491 and answer. THE WITNESS: Yeah, I don't see it in 336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance and the connections between the inverters include a resistance? A. That naturally comes with them. Every transistor has its own resistance and its own capacitance. And we cannot make a transistor without that has no capacitance, no resistance. So that's naturally a part of it. That's why I said that's a natural ring oscillator which consists of inverters connected to each other without anything extra being added to that or modified or – you can certainly do – make a lot of modification and lot of alterations, but there's no need to do that. Q. Let's go to Figure 18. Back to
$ \begin{array}{c} 1\\2\\3\\4\\5\\6\\7\\8\\9\\10\\11\\12\\13\\14\\15\\16\\17\\18\\9\\20\\21\\22\\22\\22\\22\\22\\22\\22\\22\\22\\22\\22\\22\\$	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as opposed to intrinsic? A. The way they did add it in Talbot, they added this transistor 50 and 54, which uses the gate to the channel capacitance. So this is how you fabricate capacitor in the integrated circuit fabrication process. So they fabricate it, two capacitors, in Figure 3 and added them to the node 53. Q. Are you saying that the ring oscillator of the '336 patent cannot have any resistors on any of the inverter inputs? MS. BREIT: Tm sorry. Can you repeat the question, please? I didn't hear it. (Record read by the reporter as follows:	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	Page 491 and answer. THE WITNESS: Yeah, I don't see it in '336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance and the connections between the inverters include a resistance? A. That naturally comes with them. Every transistor has its own resistance and its own capacitance. And we cannot make a transistor without that has no capacitance, no resistance. So that's naturally a part of it. That's why I said that's a natural ring oscillator which consists of inverters connected to each other without anything extra being added to that or modified or you can certainly do make a lot of modification and lot of alterations, but there's no need to do that. Q. Let's go to Figure 18. Back to Figure 18, Sheet 15 of the '336 patent.
$1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ 15 \\ 16 \\ 17 \\ 18 \\ 9 \\ 20 \\ 12 \\ 23 \\ 23 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 1$	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as opposed to intrinsic? A. The way they did add it in Talbot, they added this transistor 50 and 54, which uses the gate to the channel capacitance. So this is how you fabricate capacitor in the integrated circuit fabrication process. So they fabricate it, two capacitors, in Figure 3 and added them to the node 53. Q. Are you saying that the ring oscillator of the '336 patent cannot have any resistors on any of the inverter inputs? MS. BREIT: I'm sorry. Can you repeat the question, please? I didn't hear it. (Record read by the reporter as follows: QUESTION: Are you saying that the	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	Page 491 and answer. THE WITNESS: Yeah, I don't see it in '336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance and the connections between the inverters include a resistance? A. That naturally comes with them. Every transistor has its own resistance and its own capacitance. And we cannot make a transistor without that has no capacitance, no resistance. So that's naturally a part of it. That's why I said that's a natural ring oscillator which consists of inverters connected to each other without anything extra being added to that or modified or you can certainly do make a lot of modification and lot of alterations, but there's no need to do that. Q. Let's go to Figure 18. Back to Figure 18, Sheet 15 of the '336 patent. Would you agree that Figure 18 is an
$1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 2 \\ 13 \\ 14 \\ 15 \\ 16 \\ 17 \\ 18 \\ 9 \\ 20 \\ 22 \\ 23 \\ 4 \\ 5 \\ 22 \\ 23 \\ 4 \\ 5 \\ 20 \\ 22 \\ 23 \\ 25 \\ 21 \\ 22 \\ 23 \\ 25 \\ 21 \\ 22 \\ 23 \\ 25 \\ 21 \\ 22 \\ 23 \\ 25 \\ 21 \\ 22 \\ 23 \\ 25 \\ 21 \\ 22 \\ 23 \\ 25 \\ 21 \\ 22 \\ 23 \\ 25 \\ 21 \\ 22 \\ 23 \\ 25 \\ 21 \\ 22 \\ 23 \\ 25 \\ 21 \\ 22 \\ 23 \\ 25 \\ 25 \\ 25 \\ 25 \\ 25 \\ 25$	Page 489 capacitance." Why did you use the word "extra capacitance"? A. Like in Talbot, you have an extra capacitance which is added, which is essentially slowing it, and is determining the period of oscillation. Q. And what makes the capacitance extra as opposed to intrinsic? A. The way they did add it in Talbot, they added this transistor 50 and 54, which uses the gate to the channel capacitance. So this is how you fabricate capacitor in the integrated circuit fabrication process. So they fabricate it, two capacitors, in Figure 3 and added them to the node 53. Q. Are you saying that the ring oscillator of the '336 patent cannot have any resistors on any of the inverter inputs? MS. BREIT: I'm sorry. Can you repeat the question, please? I didn't hear it. (Record read by the reporter as follows: QUESTION: Are you saying that the ring oscillator of the '336 patent cannot have any maistors on any of the inverter inputs?)	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	Page 491 and answer. THE WITNESS: Yeah, I don't see it in 336, and I don't see a reason why one would put that in ring oscillator. BY MR. WALKER: Q. And that's even though the transistors that comprise the inverters include a capacitance and the connections between the inverters include a resistance? A. That naturally comes with them. Every transistor has its own resistance and its own capacitance. And we cannot make a transistor without that has no capacitance, no resistance. So that's naturally a part of it. That's why I said that's a natural ring oscillator which consists of inverters connected to each other without anything extra being added to that or modified or you can certainly do make a lot of modification and lot of alterations, but there's no need to do that. Q. Let's go to Figure 18. Back to Figure 18, Sheet 15 of the '336 patent. Would you agree that Figure 18 is an incomplete

25 (Pages 488 to 491)

Vojin Oklobdzija

San Francisco, CA

October 12, 2012

	Page 508		Page 510
1	savs.	1	used symbol specifically called an
2	"There is a commonly used	2	inverter a triangle with a bubble
3	symbol specifically called inverter	3	on the output, that symbol merely
4	and triangle with the bubble at the	4	represents the circuit's inverting
5	output. That symbol merely	5	function and does not specify the
6	represents a circuit's inverting	6	internal circuitry of the inverter's
7	function. It does not specify the	7	circuitry "
8	internal structure of the	8	My question is when you see a
9	circuit" "does not specify the	9	triangle
10	internal structure of the inverter	10	A Right
11	circuitry "	11	$\Omega = $ with a bubble on it is there only
12	Well does not specify internal	12	one transistor-level circuit that is represented
13	structure but the internal structure is well	13	by that symbol?
14	understood I mean I think this sentence is kind	14	A Ves And this is why we we have
15	of absurd because what he's saving this triangle	15	established symbols schematic symbols and that's
16	represents an inverter and does not represent	16	basically kind of a convention
17	transistors which are inside	17	So instead of drawing transistors that
18	Well I think isn't that obvious	18	make an inverter I will make a triangle with a
19	because if we were to represent it with	19	bubble and everyone skilled in the art will
20	transistors we would have drawn it with S	20	understand how to make that with transistors
21	transistors, not as a symbol But we know what	21	So the sentence here, this merely
22	that symbol represents	22	represents the circuit inverting function is
23	So I I'm baffled by that sentence.	23	puzzling to me. I don't know what is merely
24	According to user just a second.	24	represent.
25	"The use of inverter symbol is	25	I think there is there is one-to-one
	Page 509		Page 511
1	not required to represent circuits	1	correspondence between that and the circuit
2	that perform the inverting	2	representation. If there is more than one, then
3	function."	3	we engineers would not know what we are designing.
4	Okay. So what? I don't understand	4	Q. Let's skip ahead to page 5 of the
5	that. If you want to represent inverting	5	supplemental Wolfe declaration, Exhibit 73.
6	function, you have to use some symbols so people	6	First of all, do you recognize the
7	understand this is inverting function. And if you	7	figure that's captioned "Inverter circuit" from
8	are not using any symbol, then what are you	8	Talbot Figure 3?)
9	representing? Okay.	9	A. Yes, we were discussing it, 48 and 49.
10	inverter in drawings as combination	11	Q. Okdy. A But I would not call it inverter
12	of components that performs the	12	circuit Again I said they are representing
13	inverting function "	13	switches and and as you said also Talbot
14	That's another. I think, mysterious	14	calls them switches. And I agree with Talbot
15	sentence because we can represent circuits at the	15	they are switches.
16	transistor level or the logic level. And the	16	Q. Let's go to the figure below that,
17	reason we do it on the logic level, because we	17	Figure 1.4, captioned "Construction of a CMOS
18	understood what is on the transistor level, so we	18	Inverter."
19	don't want to repeat it. I am very puzzled by	19	A. Yes.
20	paragraph 6.	20	Q. And you'll see that there's a one of
21	Q. Let's go back to one of the sentences	21	the multiple figures is darker than some of the
22	that you disagreed with.	22	others there
23	A. UKay.	23	A. Yes, I see that. Kight.
⊿4 25	V. The senience mai begins: "Though there is a commonly	24	CMOS inverter?
2.5			CHIOD IIIVOIUL.
San Francisco, CA

October 12, 2012

	Page 512		Page 514
1	A. Yes. Figure 4 – 4.14C represents a	1	specify the particular technology, then there is a
2	transistor diagram of a CMOS inverter.	2	one-to-one correspondence between the logical
3	Q. And that is what corresponds to a	3	symbol and the corresponding circuit realization.
4	triangle with a bubble on it?	4	And, for example, if we take that Figure
5	A. Yes,	5	14C, we say, okay, we are in a CMOS technology,
6	Q. And is that the kind of circuitry that	6	this is a symbol, and this is below that symbol
7	you were talking about as comprising the inverters	7	is a circuit realization of that inverter. And we
8	of the test structure that you had experience with	8	would know that.
9	in 1979 through 1982?	9	Q. And a ring oscillator, according to the
10	MR. OTTESON: Objection to the form.	10	'336 patent, could be constructed of a a loop
11	THE WITNESS: Okay. As I said, I want	11	of inverters, connected input to output, having a
12	to be precise. In 79 to 82, we dealt with the	12	structure of 1.4C on page 5 of Dr. Wolfe's
13	NMOS technology, which had that inverter	13	supplemental declaration; is that right?
14	implemented different, with deletion mode,	14	MS. BREIT: Objection to form.
15	transistor replacing a P transistor. So it's a	15	THE WITNESS: The ring oscillator of
16	similar structure, but it was different	16	'336 consists of a loop of inverters which, for
17	technology. And it will be different than the one	17	example, if you look at that figure, I believe it
18	used after 85, when CMOS started to prevail.	18	was Figure 8, where we had that seven inverters.
19	So the transistor diagram in NMOS is	19	The symbol underneath would be that transistor
20	different from the transistor diagram in CMOS, is	20	structure.
21	different from transistor diagram in gallium	21	And you have also asked me, you know,
22	arsenide.	22	the output. The top one will be connected to V
23	But what we know, which technology we	23	VCC, the bottom will be connected to ground.
24	are talking about, there is one-to-one	2.4	Those are the connections that you asked that were
25	correspondence between the symbol and the circuit	25	missing.
	Page 513		Page 515
1	realization of it	1	N MD WALVED.
2	BY MR WALKER		O In Figure 14 You were solving
2	Ω So the symbol that's a triangle with a		you're talking now about Figure 18?
4	bubble on it can represent different circuits	4	A From the ves From the natent
5	depending on the technology at least: would you	5	O About the power connections?
6	agree with that?	6	A. Right.
7	A. A symbol with a bubble	7	O. Okay. So let's look at we have, up
8	Q. A triangle with a bubble.	8	above again, we have an excerpt – on page 5 of
9	A triangle with a bubble is a symbol.	9	Dr. Wolfe's declaration, an excerpt from the
10	But we have to have again, we have to know	10	Talbot Figure 3.
11	which technology we are talking about. It's sort	11	And so why don't we why don't I have
12	of like an agreement. If I use this triangle,	12	you take a look at Talbot Figure 3 here just to
13	this is what I am representing.	13	get all of it in front of you. I just want you to
14	So I have to specify two things: That	14	compare these two figures a little bit.
15	this is a CMOS technology and CMOS technology is	15	A. Right.
16	unambiguous, or I have to add to that this is a	16	Q. So first of all, let me ask you if if
17 10	gainum arsenide technology, it will be, again,	17	there's a difference well, first of all, let me
10 10	unamorphic one-to-one correspondence between the		ask you. On page 5 of Dr. Wolfe's declaration,
70 72	Ω But within a particular technology vour	19	transietors 48 and 40 from Talbet Figure 22
⊿∪ 21	Q. But writin a particular technology, your testimony is that a triangle with a bubble on the	20	A Voc
⊿⊥ 22	output would correspond to a single circuit on		• All right And in the inverter circuit
23	the single unambiguous circuit on the	22	from Talbot Figure 3, to the left of the
24	transistor level?	20	transistors 48 and 49 there's a a dot on the
25	A. In a particular technology, if we	25	lines
	1 637		

31 (Pages 512 to 515)

San Francisco, CA

October 12, 2012

	Page 516		Page 518
1	A. Right.	1	O. The I want to be sure that in the
2	O do you see that?	2	segment between transistor 45 and 48
3	Does the location of that dot change how	3	A. Right.
4	the circuit works, if it was, say, relocated	4	Q. – there will be a voltage there,
5	halfway between 48 and 49?	5	correct?
6	MR. OTTESON: Objection to form.	6	A. Yes.
7	THE WITNESS: I want to make sure –	7	Q. And that voltage will be higher than the
8	you're talking about a dot between 48 and 49?	8	voltage between 49 and 44, correct?
9	BY MR. WALKER:	9	A. You mean the voltage on the line 43?
10	Q. There is a dot on the left-hand side.	10	Q. Maybe I have to be a little more careful
11	A. Which is connecting gates.	11	here, how I phrase the question here.
12	Q. Connecting the gates.	12	Let's say the why do you say the
13	A. Right.	13	voltage on line 43?
14	O. That's right.	14	A. Your question was whether the VCC is
15	A. Okay.	15	higher than the voltage on 44 or something like
16	Q. And I'm trying to make sure that you'll	16	that? So I wanted to jump ahead.
17	agree with me that that that part of the	17	Q. Let me
18	circuit could be redrawn to look like 1.4, where	18	A. You meant 43?
19	the line, instead of being - you have a	19	Q. Let me restate my question.
20	horizontal input coming into a dot and then	20	A. All right.
21	branching into the gates of the two transistors.	21	O. I want you to compare the voltage on the
22	And that would be an equivalent circuit?	22	connection between 45 and 48.
23	MS. BREIT: Objection to form.	23	A. Okay. Let's call it an odd X.
24	THE WITNESS: Yeah, I understand what	24	O. And the connection between 49 and 44.
25	vour question is. They are not drawn exactly the	25	A. Let's call it an odd Y.
	Doco 517		510
	Page 517		, Page 519
1	same. And your question is isn't it the same?	1	Q. Which voltage is higher, X or Y?
1 2	same. And your question is isn't it the same? Yes, it's the same.	1 2	Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I?
1 2 3	same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER:	1 2 3	Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three
1 2 3 4	same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that	1 2 3 4	Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick
1 2 3 4 5	Same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also	1 2 3 4 5	 Page 519 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends.
<mark>1</mark> 23456	same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot?	1 2 3 4 5 6	 Page 519 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that.
1 2 3 4 5 6 7	same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that	1 2 3 4 5 6 7	 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. Example the 52 and a is fully.
1 2 3 4 5 6 7 8 0	same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that investor aircuit from Talbot Figure 3. And	1 2 3 4 5 6 7 8	 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now L and the feedback flipped.
1 2 3 4 5 6 7 8 9	 same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that inverter circuit from Talbot Figure 3. And this is work with all due respect is 	1 2 3 4 5 6 7 8 9	 Page 519 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now I and the feedback flipped, switch is a switch 49. And the line 43 males the
1 2 3 4 5 6 7 8 9 10	 same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that inverter circuit from Talbot Figure 3. And this is you know, with all due respect, is where the pulling the rabbit out of the hat comes 	1 2 3 4 5 6 7 8 9 10	 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now I and the feedback flipped, switch is a switch 49. And the line 43 makes the current trickle. So Y would be pretty close to
1 2 3 4 5 6 7 8 9 10 11 2	 same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that inverter circuit from Talbot Figure 3. And this is you know, with all due respect, is where the pulling the rabbit out of the hat comes. Because this is just a part of the Figure 3 	1 2 3 4 5 6 7 8 9 10 11	 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now I and the feedback flipped, switch is a switch 49. And the line 43 makes the current trickle. So Y would be pretty close to to the voltage on the node 53, and it will be
1 2 3 4 5 6 7 8 9 10 11 23	same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that inverter circuit from Talbot Figure 3. And this is you know, with all due respect, is where the pulling the rabbit out of the hat comes. Because this is just a part of the Figure 3. And to call it inverter. I think it's	1 2 3 4 5 6 7 8 9 10 11 12 13	 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now I and the feedback flipped, switch is a switch 49. And the line 43 makes the current trickle. So Y would be pretty close to to the voltage on the node 53, and it will be gradually going down, okay.
1 2 3 4 5 6 7 8 9 10 11 12 13 14	 same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that inverter circuit from Talbot Figure 3. And this is you know, with all due respect, is where the pulling the rabbit out of the hat comes. Because this is just a part of the Figure 3. And to call it inverter, I think it's it's now a stretch of imagination. You know, the 	1 2 3 4 5 6 7 8 9 10 11 12 13 14	 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now I and the feedback flipped, switch is a switch 49. And the line 43 makes the current trickle. So Y would be pretty close to to the voltage on the node 53, and it will be gradually going down, okay. Now, when it reaches the threshold, the
12 34 56 78 90 11 12 13 14 15	same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that inverter circuit from Talbot Figure 3. And this is you know, with all due respect, is where the pulling the rabbit out of the hat comes. Because this is just a part of the Figure 3. And to call it inverter, I think it's it's now a stretch of imagination. You know, the topology, they look like if you take this	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now I and the feedback flipped, switch is a switch 49. And the line 43 makes the current trickle. So Y would be pretty close to to the voltage on the node 53, and it will be gradually going down, okay. Now, when it reaches the threshold, the feedback flips and triggers the transistor 48
12 34 56789 10112 134 1516	same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that inverter circuit from Talbot Figure 3. And this is you know, with all due respect, is where the pulling the rabbit out of the hat comes. Because this is just a part of the Figure 3. And to call it inverter, I think it's it's now a stretch of imagination. You know, the topology, they look like if you take this picture out and compare it to 14C, yes, they look	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now I and the feedback flipped, switch is a switch 49. And the line 43 makes the current trickle. So Y would be pretty close to to the voltage on the node 53, and it will be gradually going down, okay. Now, when it reaches the threshold, the feedback flips and triggers the transistor 48 switch, which switched to node 53. And now I have
12 34 567 910 112 13 14 15 16 17	 same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that inverter circuit from Talbot Figure 3. And this is you know, with all due respect, is where the pulling the rabbit out of the hat comes. Because this is just a part of the Figure 3. And to call it inverter, I think it's it's now a stretch of imagination. You know, the topology, they look like if you take this picture out and compare it to 14C, yes, they look alike. And then he jumps into conclusion, calling 	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now I and the feedback flipped, switch is a switch 49. And the line 43 makes the current trickle. So Y would be pretty close to to the voltage on the node 53, and it will be gradually going down, okay. Now, when it reaches the threshold, the feedback flips and triggers the transistor 48 switch, which switched to node 53. And now I have a node X, which should actually be lower than what
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that inverter circuit from Talbot Figure 3. And this is you know, with all due respect, is where the pulling the rabbit out of the hat comes. Because this is just a part of the Figure 3. And to call it inverter, I think it's it's now a stretch of imagination. You know, the topology, they look like if you take this picture out and compare it to 14C, yes, they look alike. And then he jumps into conclusion, calling it inverter. Hold on. This is not an invertor.	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	 Page 519 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now I and the feedback flipped, switch is a switch 49. And the line 43 makes the current trickle. So Y would be pretty close to to the voltage on the node 53, and it will be gradually going down, okay. Now, when it reaches the threshold, the feedback flips and triggers the transistor 48 switch, which switched to node 53. And now I have a node X, which should actually be lower than what Y was. It will start raising up and may surpass
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that inverter circuit from Talbot Figure 3. And this is you know, with all due respect, is where the pulling the rabbit out of the hat comes. Because this is just a part of the Figure 3. And to call it inverter, I think it's it's now a stretch of imagination. You know, the topology, they look like if you take this picture out and compare it to 14C, yes, they look alike. And then he jumps into conclusion, calling it inverter. Hold on. This is not an invertor. Sorry.	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now I and the feedback flipped, switch is a switch 49. And the line 43 makes the current trickle. So Y would be pretty close to to the voltage on the node 53, and it will be gradually going down, okay. Now, when it reaches the threshold, the feedback flips and triggers the transistor 48 switch, which switched to node 53. And now I have a node X, which should actually be lower than what Y was. It will start raising up and may surpass it.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	 same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that inverter circuit from Talbot Figure 3. And this is you know, with all due respect, is where the pulling the rabbit out of the hat comes. Because this is just a part of the Figure 3. And to call it inverter, I think it's it's now a stretch of imagination. You know, the topology, they look like if you take this picture out and compare it to 14C, yes, they look alike. And then he jumps into conclusion, calling it inverter. Hold on. This is not an invertor. Sorry. Q. So going to Figure 3, I just want to go 	$ \begin{array}{c} 1\\2\\3\\4\\5\\6\\7\\8\\9\\10\\11\\12\\13\\14\\15\\16\\17\\18\\19\\20\end{array} $	 Page 519 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now I and the feedback flipped, switch is a switch 49. And the line 43 makes the current trickle. So Y would be pretty close to to the voltage on the node 53, and it will be gradually going down, okay. Now, when it reaches the threshold, the feedback flips and triggers the transistor 48 switch, which switched to node 53. And now I have a node X, which should actually be lower than what Y was. It will start raising up and may surpass it.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 20 21 1	same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that inverter circuit from Talbot Figure 3. And this is you know, with all due respect, is where the pulling the rabbit out of the hat comes. Because this is just a part of the Figure 3. And to call it inverter, I think it's it's now a stretch of imagination. You know, the topology, they look like if you take this picture out and compare it to 14C, yes, they look alike. And then he jumps into conclusion, calling it inverter. Hold on. This is not an invertor. Sorry. Q. So going to Figure 3, I just want to go to Figure 3 in Talbot	$ \begin{array}{c} 1\\2\\3\\4\\5\\6\\7\\8\\9\\10\\11\\12\\13\\14\\15\\16\\17\\18\\19\\20\\21\end{array} $	 Page 519 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now I and the feedback flipped, switch is a switch 49. And the line 43 makes the current trickle. So Y would be pretty close to to the voltage on the node 53, and it will be gradually going down, okay. Now, when it reaches the threshold, the feedback flips and triggers the transistor 48 switch, which switched to node 53. And now I have a node X, which should actually be lower than what Y was. It will start raising up and may surpass it. So both of those nodes are bouncing up and down as as the feedback switches and as the
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 9 20 21 22	same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that inverter circuit from Talbot Figure 3. And this is you know, with all due respect, is where the pulling the rabbit out of the hat comes. Because this is just a part of the Figure 3. And to call it inverter, I think it's it's now a stretch of imagination. You know, the topology, they look like if you take this picture out and compare it to 14C, yes, they look alike. And then he jumps into conclusion, calling it inverter. Hold on. This is not an invertor. Sorry. Q. So going to Figure 3, I just want to go to Figure 3 in Talbot A. Right.	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	 Page 519 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now I and the feedback flipped, switch is a switch 49. And the line 43 makes the current trickle. So Y would be pretty close to to the voltage on the node 53, and it will be gradually going down, okay. Now, when it reaches the threshold, the feedback flips and triggers the transistor 48 switch, which switched to node 53. And now I have a node X, which should actually be lower than what Y was. It will start raising up and may surpass it. So both of those nodes are bouncing up and down as as the feedback switches and as the Talbot relaxation oscillator oscillate. And I
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 21 22 3	 same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that inverter circuit from Talbot Figure 3. And this is you know, with all due respect, is where the pulling the rabbit out of the hat comes. Because this is just a part of the Figure 3. And to call it inverter, I think it's it's now a stretch of imagination. You know, the topology, they look like if you take this picture out and compare it to 14C, yes, they look alike. And then he jumps into conclusion, calling it inverter. Hold on. This is not an invertor. Sorry. Q. So going to Figure 3, I just want to go to Figure 3 in Talbot A. Right. Q and make sure I understand a couple 	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	 Page 519 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now I and the feedback flipped, switch is a switch 49. And the line 43 makes the current trickle. So Y would be pretty close to to the voltage on the node 53, and it will be gradually going down, okay. Now, when it reaches the threshold, the feedback flips and triggers the transistor 48 switch, which switched to node 53. And now I have a node X, which should actually be lower than what Y was. It will start raising up and may surpass it. So both of those nodes are bouncing up and down as as the feedback switches and as the Talbot relaxation oscillator oscillate. And I said the question will be tricky because I think
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 9 20 21 22 3 4 5	 same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that inverter circuit from Talbot Figure 3. And this is you know, with all due respect, is where the pulling the rabbit out of the hat comes. Because this is just a part of the Figure 3. And to call it inverter, I think it's it's now a stretch of imagination. You know, the topology, they look like if you take this picture out and compare it to 14C, yes, they look alike. And then he jumps into conclusion, calling it inverter. Hold on. This is not an invertor. Sorry. Q. So going to Figure 3, I just want to go to Figure 3 in Talbot A. Right. Q and make sure I understand a couple of things about it. 	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	 Page 519 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now I and the feedback flipped, switch is a switch 49. And the line 43 makes the current trickle. So Y would be pretty close to to the voltage on the node 53, and it will be gradually going down, okay. Mow, when it reaches the threshold, the feedback flips and triggers the transistor 48 switch, which switched to node 53. And now I have a node X, which should actually be lower than what Y was. It will start raising up and may surpass it. So both of those nodes are bouncing up and down as as the feedback switches and as the Talbot relaxation oscillator oscillate. And I said the question will be tricky because I think someone jump in conclusion right away, thinking
$\begin{array}{c} 1\\ 2\\ 3\\ 4\\ 5\\ 6\\ 7\\ 8\\ 9\\ 10\\ 11\\ 12\\ 13\\ 14\\ 15\\ 16\\ 17\\ 18\\ 9\\ 20\\ 21\\ 22\\ 23\\ 24\\ 25\end{array}$	 same. And your question is isn't it the same? Yes, it's the same. BY MR. WALKER: Q. All right. But your testimony was that Figure 3 is different because 48 and 49 are also connected to 45 and 44 in Figure 3 of Talbot? A. Yes. And this is where, if I read that page 5 from Dr. Wolfe's testimony, that he calls that inverter circuit from Talbot Figure 3. And this is you know, with all due respect, is where the pulling the rabbit out of the hat comes. Because this is just a part of the Figure 3. And to call it inverter, I think it's it's now a stretch of imagination. You know, the topology, they look like if you take this picture out and compare it to 14C, yes, they look alike. And then he jumps into conclusion, calling it inverter. Hold on. This is not an invertor. Sorry. Q. So going to Figure 3, I just want to go to Figure 3 in Talbot A. Right. Q and make sure I understand a couple of things about it. A. Right. 	$ \begin{array}{c} 1\\2\\3\\4\\5\\6\\7\\8\\9\\10\\11\\12\\13\\14\\15\\16\\17\\18\\19\\20\\21\\22\\23\\24\\25\end{array} $	 Q. Which voltage is higher, X or Y? A. Let me think for a moment. Can I? Okay. This would be one of the three key questions I would ask my students to trick them and flunk them if I want. It really depends. And let me explain that. Q. Sure. A. For example, the 53 node is fully charged. And now I and the feedback flipped, switch is a switch 49. And the line 43 makes the current trickle. So Y would be pretty close to to the voltage on the node 53, and it will be gradually going down, okay. Mow, when it reaches the threshold, the feedback flips and triggers the transistor 48 switch, which switched to node 53. And now I have a node X, which should actually be lower than what Y was. It will start raising up and may surpass it. So both of those nodes are bouncing up and down as as the feedback switches and as the Talbot relaxation oscillator oscillate. And I said the question will be tricky because I think someone jump in conclusion right away, thinking that X is higher than Y. No. No. One has to be

San Francisco, CA

October 12, 2012

	Page 568		Page 570
1	MR. RUNYAN: Well, Michelle, I'm a human	1	voltage here of this circuit VCC would depend on
2	being. I have a brain, I have logic, and I can	2	the technology.
3	tell that he's that he's just drifting far	3	What is that what would a typical
4	afield, and perhaps it's because he made an	4	supply voltage be on the circuit, this circuit
5	incorrect assumption about what I was asking or	5	CMOS, right?
6	whatever. I mean, it's not like I can't say a	6	MS. BREIT: Objection to form.
7	word until he's absolutely silent and says, "I'm	7	THE WITNESS: This is sir, this is
8	done."	8	where I was getting in when we got into this whole
9	MS. BREIT: The irony of	9	big argument and discussion. I was just going to
10	MR. RUNYAN: You know, that's	10	suggest, if you agree, if you want, let's assume
11	ridiculous.	11	that this voltage is three volts.
12	MS. BREIT: So the irony of this	12	BY MR. RUNYAN:
13	discussion was that you just cut me off right in	13	O. Okav.
14	the middle of what I was saving.	14	A. This is the amount you mentioned before.
15	Let's go ahead and you can start	15	So if we say our assumption is this
16	questioning him again. But if you interrupt his	16	voltage is three volts, for the sake of arguing or
17	answers. I am going to I'll see whether Kyle is	17	explanation, whatever, I will accept it.
18	still intending to ask his questions, but we're	18	O. Okay. So do you know what do you
19	going to have to move on.	19	have in mind a what a value might be for a
20	MR RUNYAN. Well I think you better be	20	voltage value might be for the the lower
21	sure you're right if you're threatening to stop a	21	threshold in the Schmitt trigger 52?
22	deposition and direct the witness not to answer	22	A We can we can label this diagram and
22	any of my questions, especially when it's for me	22	let's say we we assume that the lower threshold
23	to make a make a clarification. You know it's	23	is so let's say we are talking about three-volt
25	iust ridiculous	25	nower supply and let's make a lower threshold to
23	Page 569	<u></u>	Page 571
1	0 Dr Oklobdzija?	1	be one volt and let's make the higher threshold
2	A Yes sir	2	to be two volts
3	O You mentioned two thresholds of Schmitt	3	O Okay All right So my question is if
4	trigger 52.	4	I have a voltage if I have a half a volt on the
5	A. Yes, sir.	5	input of Schmitt trigger 52 and it's not
6	Q. Is there something that you call those	6	changing —
7	thresholds? Do you have label for them, a	7	A. Right.
8	threshold	8	Q the output of Schmitt trigger 52 is
9	A. There is a there is a threshold low	9	going to be high, right?
10	to high and there is a threshold high to low.	10	A. Is going to be one.
11	Q. Low to high and there's a threshold high	11	Q. And when you say one, logical one, not
12	to low. So which those thresholds, when you	12	one volt, right.
13	say "thresholds," they're actually that's	13	A. Yes, three volts.
14	actually a voltage, right, a voltage level?	14	Q. Okay. And when the input to Schmitt
15	A. It is actually a voltage level, exactly.	15	trigger 52 is above two volts and not changing,
10	Q. Okay. So the threshold that you call	10	the output is going to be low, right?
1/ 10	low to high is a a voltage that level that	10	A. Yes. Logical zero or close to zero
10	is lower than the uneshold that's the voltage	10	Volls. O Dight And the if I put a square
20	Δ Ves If I may suggest the Figure 2 from	20	Q. Night. And the If I put a square wave
20 21	the the Exhibit 68 has a diagram showing the	20	is right?
21 22	output of the Schmitt trigger as the input	22	A Ves
23	changes. And it has labeled the two thresholds	23	O. If I put a square wave into Schmitt
24	VTL and VTH.	24	trigger 52, what would the output look like?
25	Q. Okay. For now, you said the supply	25	A. It will be a square wave.
	~ ~ // 11/		1

San Francisco, CA

October 12, 2012

	Page 572		Page 574
1		1	
1	Q. And it would be a square wave so the		EXAMINATION BY MR. CHEN
2	it will be a square wave that's actually inversion		BY MR. CHEN:
3	of the square wave that's on the input, right?	3	Q. Hello, Dr. O. So my name is Kyle Chen.
4	A. Yes.	4	I represent HTC in this matter.
5	Q. In other words, in the positive part of	5	Well, let's actually just do you
6	the of the input, when the when the square	6	know, first do some housekeeping things that, I
7	wave on the input is is high, the square wave	7	guess, you know, earlier we didn't do.
8	on the output will be low, right?	8	So is there anything that's preventing
9	A. Yes. I I agree, if you put a square	9	you from testifying competently and truthfully
10	wave at the input of 52, the output is going to be	10	today?
11	a square wave in the 180-degree opposite phase.	11	A. I don't think so.
12	Q. Thank you, Dr. Oklobdzija.	12	Q. Okay. There was no drinking, partying
13	A. Sure.	13	before you came here?
14	MR. RUNYAN: I have no further	14	A. No. Except the tea.
15	questions.	15	O. Good.
16	THE WITNESS. Thank you very much And	16	All right So I mean I kind of want
17	again you know let's make peace and Lapologize	17	to understand the scope you're the scope of
10	for any	10	your employment with the defendants
10	MP DUNYAN: Well Linicked up the	10	Are you aware that the defendants have
19	hondoot on L woon't on the appelvembore on	20	initiated on ITC action which is International
20	THE WITNESS. In comments Visite The	20	Truck Commission of the community of the
21	THE WITNESS: Im sorry. Yean. Im	21	I rade Commission action, on the same patent one
22	really sorry for for you know, for	22	of the same patents-in-suit?
23	all the commotion that came in, and and I	23	A. I don't know if I should be aware. I'm
24	apologize if I was a bit uncooperative or appeared	24	not aware.
25	uncooperative. I hope we are no bad feelings.	25	Q. Okay.
	Page 573		Page 575
1	MR. RUNYAN: All right. I I have to	1	A. But maybe I was told.
2	leave, so I'm going to sign off now. Thank you	2	O. So it's not a trick question. I'm just
3	everyone.	3	trying to figure out
4	THE WITNESS: Thank you again.	4	A. Right.
5	MR. RUNYAN: Bye.	5	Q if you you have been retained for
6	THE WITNESS: Bye.	6	that matter. It sounds like, given that you are
7	MR. CHEN: Bye, Ed.	7	not even
8	Okay. So you want to take a break?	8	A. I may have. I'm not even aware. You
9	THE WITNESS: Let's take a break after	9	know, as you know, I was retained by Farella,
10	this		
	uns.	110	Braun
11	MS. BREIT: How long	10	Braun Q. Okay.
11 12	MS. BREIT: How long THE VIDEOGRAPHER: The time is now 4:59,	10 11 12	Braun Q. Okay. A which was two years ago. We have
11 12 13	MS. BREIT: How long THE VIDEOGRAPHER: The time is now 4:59, and we are going off the record.	10 11 12 13	Braun Q. Okay. A which was two years ago. We have we had a deposition here with you in San Jose.
11 12 13 14	MS. BREIT: How long THE VIDEOGRAPHER: The time is now 4:59, and we are going off the record. (Whereupon, a recess was taken.)	10 11 12 13 14	Braun Q. Okay. A which was two years ago. We have we had a deposition here with you in San Jose. And it has been a long long period of time
11 12 13 14 15	MS. BREIT: How long – THE VIDEOGRAPHER: The time is now 4:59, and we are going off the record. (Whereupon, a recess was taken.) (Whereupon, Deposition Exhibit 74 was	10 11 12 13 14 15	Braun Q. Okay. A which was two years ago. We have we had a deposition here with you in San Jose. And it has been a long long period of time Q. Okay.
11 12 13 14 15 16	MS. BREIT: How long – THE VIDEOGRAPHER: The time is now 4:59, and we are going off the record. (Whereupon, a recess was taken.) (Whereupon, Deposition Exhibit 74 was marked for identification.)	10 11 12 13 14 15 16	Braun Q. Okay. A which was two years ago. We have we had a deposition here with you in San Jose. And it has been a long long period of time Q. Okay. A between has elapsed.
11 12 13 14 15 16 17	MS. BREIT: How long – THE VIDEOGRAPHER: The time is now 4:59, and we are going off the record. (Whereupon, a recess was taken.) (Whereupon, Deposition Exhibit 74 was marked for identification.) THE VIDEOGRAPHER: Correction. This	10 11 12 13 14 15 16 17	Braun Q. Okay. A which was two years ago. We have we had a deposition here with you in San Jose. And it has been a long long period of time Q. Okay. A between has elapsed. So my memory and so I was recently
11 12 13 14 15 16 17 18	MS. BREIT: How long – THE VIDEOGRAPHER: The time is now 4:59, and we are going off the record. (Whereupon, a recess was taken.) (Whereupon, Deposition Exhibit 74 was marked for identification.) THE VIDEOGRAPHER: Correction. This marks the end of Disk 3 to the deposition of	10 11 12 13 14 15 16 17 18	Braun Q. Okay. A which was two years ago. We have we had a deposition here with you in San Jose. And it has been a long long period of time Q. Okay. A between has elapsed. So my memory and so I was recently asked to provide my opinion on the Talbot versus
11 12 13 14 15 16 17 18 19	MS. BREIT: How long – THE VIDEOGRAPHER: The time is now 4:59, and we are going off the record. (Whereupon, a recess was taken.) (Whereupon, Deposition Exhibit 74 was marked for identification.) THE VIDEOGRAPHER: Correction. This marks the end of Disk 3 to the deposition of Dr. Oklobdzija. The time is now 5:06 p.m., and we	10 11 12 13 14 15 16 17 18 19	Braun Q. Okay. A which was two years ago. We have we had a deposition here with you in San Jose. And it has been a long long period of time Q. Okay. A between has elapsed. So my memory and so I was recently asked to provide my opinion on the Talbot versus ring oscillator and which is my expert testimony
11 12 13 14 15 16 17 18 19 20	MS. BREIT: How long – THE VIDEOGRAPHER: The time is now 4:59, and we are going off the record. (Whereupon, a recess was taken.) (Whereupon, Deposition Exhibit 74 was marked for identification.) THE VIDEOGRAPHER: Correction. This marks the end of Disk 3 to the deposition of Dr. Oklobdzija. The time is now 5:06 p.m., and we are going off the record.	10 11 12 13 14 15 16 17 18 19 20	Braun Q. Okay. A which was two years ago. We have we had a deposition here with you in San Jose. And it has been a long long period of time Q. Okay. A between has elapsed. So my memory and so I was recently asked to provide my opinion on the Talbot versus ring oscillator and which is my expert testimony that I have submitted and that I'm giving.
11 12 13 14 15 16 17 18 19 20 21	MS. BREIT: How long – THE VIDEOGRAPHER: The time is now 4:59, and we are going off the record. (Whereupon, a recess was taken.) (Whereupon, Deposition Exhibit 74 was marked for identification.) THE VIDEOGRAPHER: Correction. This marks the end of Disk 3 to the deposition of Dr. Oklobdzija. The time is now 5:06 p.m., and we are going off the record. (Whereupon, a recess was taken.)	10 11 12 13 14 15 16 17 18 19 20 21	Braun Q. Okay. A which was two years ago. We have we had a deposition here with you in San Jose. And it has been a long long period of time Q. Okay. A between has elapsed. So my memory and so I was recently asked to provide my opinion on the Talbot versus ring oscillator and which is my expert testimony that I have submitted and that I'm giving. And I have forgotten, frankly, a lot
11 12 13 14 15 16 17 18 19 20 21 22	MS. BREIT: How long – THE VIDEOGRAPHER: The time is now 4:59, and we are going off the record. (Whereupon, a recess was taken.) (Whereupon, Deposition Exhibit 74 was marked for identification.) THE VIDEOGRAPHER: Correction. This marks the end of Disk 3 to the deposition of Dr. Oklobdzija. The time is now 5:06 p.m., and we are going off the record. (Whereupon, a recess was taken.) THE VIDEOGRAPHER: This marks the	10 11 12 13 14 15 16 17 18 19 20 21 22	 Braun Q. Okay. A which was two years ago. We have we had a deposition here with you in San Jose. And it has been a long long period of time Q. Okay. A between has elapsed. So my memory and so I was recently asked to provide my opinion on the Talbot versus ring oscillator and which is my expert testimony that I have submitted and that I'm giving. And I have forgotten, frankly, a lot about this case, who is involved, who and what.
11 12 13 14 15 16 17 18 19 20 21 22 23	MS. BREIT: How long – THE VIDEOGRAPHER: The time is now 4:59, and we are going off the record. (Whereupon, a recess was taken.) (Whereupon, Deposition Exhibit 74 was marked for identification.) THE VIDEOGRAPHER: Correction. This marks the end of Disk 3 to the deposition of Dr. Oklobdzija. The time is now 5:06 p.m., and we are going off the record. (Whereupon, a recess was taken.) THE VIDEOGRAPHER: This marks the beginning of Disk 4 to the deposition of	10 11 12 13 14 15 16 17 18 19 20 21 22 23	 Braun Q. Okay. A which was two years ago. We have we had a deposition here with you in San Jose. And it has been a long long period of time Q. Okay. A between has elapsed. So my memory and so I was recently asked to provide my opinion on the Talbot versus ring oscillator and which is my expert testimony that I have submitted and that I'm giving. And I have forgotten, frankly, a lot about this case, who is involved, who and what. You know, I perhaps should know, but I can't say
11 12 13 14 15 16 17 18 19 20 21 22 23 24	MS. BREIT: How long – THE VIDEOGRAPHER: The time is now 4:59, and we are going off the record. (Whereupon, a recess was taken.) (Whereupon, Deposition Exhibit 74 was marked for identification.) THE VIDEOGRAPHER: Correction. This marks the end of Disk 3 to the deposition of Dr. Oklobdzija. The time is now 5:06 p.m., and we are going off the record. (Whereupon, a recess was taken.) THE VIDEOGRAPHER: This marks the beginning of Disk 4 to the deposition of Dr. Oklobdzija. The time is now 5:12 p.m., and we	10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	 Braun Q. Okay. A which was two years ago. We have we had a deposition here with you in San Jose. And it has been a long long period of time Q. Okay. A between has elapsed. So my memory and so I was recently asked to provide my opinion on the Talbot versus ring oscillator and which is my expert testimony that I have submitted and that I'm giving. And I have forgotten, frankly, a lot about this case, who is involved, who and what. You know, I perhaps should know, but I can't say I'm hundred percent on top of that.
11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	MS. BREIT: How long – THE VIDEOGRAPHER: The time is now 4:59, and we are going off the record. (Whereupon, a recess was taken.) (Whereupon, Deposition Exhibit 74 was marked for identification.) THE VIDEOGRAPHER: Correction. This marks the end of Disk 3 to the deposition of Dr. Oklobdzija. The time is now 5:06 p.m., and we are going off the record. (Whereupon, a recess was taken.) THE VIDEOGRAPHER: This marks the beginning of Disk 4 to the deposition of Dr. Oklobdzija. The time is now 5:12 p.m., and we are on the record.	10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	 Braun Q. Okay. A which was two years ago. We have we had a deposition here with you in San Jose. And it has been a long long period of time Q. Okay. A between has elapsed. So my memory and so I was recently asked to provide my opinion on the Talbot versus ring oscillator and which is my expert testimony that I have submitted and that I'm giving. And I have forgotten, frankly, a lot about this case, who is involved, who and what. You know, I perhaps should know, but I can't say I'm hundred percent on top of that. Q. Okay. No problem.
11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	MS. BREIT: How long – THE VIDEOGRAPHER: The time is now 4:59, and we are going off the record. (Whereupon, a recess was taken.) (Whereupon, Deposition Exhibit 74 was marked for identification.) THE VIDEOGRAPHER: Correction. This marks the end of Disk 3 to the deposition of Dr. Oklobdzija. The time is now 5:06 p.m., and we are going off the record. (Whereupon, a recess was taken.) THE VIDEOGRAPHER: This marks the beginning of Disk 4 to the deposition of Dr. Oklobdzija. The time is now 5:12 p.m., and we are on the record.	10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	 Braun Q. Okay. A which was two years ago. We have we had a deposition here with you in San Jose. And it has been a long long period of time Q. Okay. A between has elapsed. So my memory and so I was recently asked to provide my opinion on the Talbot versus ring oscillator and which is my expert testimony that I have submitted and that I'm giving. And I have forgotten, frankly, a lot about this case, who is involved, who and what. You know, I perhaps should know, but I can't say I'm hundred percent on top of that. Q. Okay. No problem.

46 (Pages 572 to 575)

Case5:08-cv-05398-PSG Document317-2 Filed11/09/12 Page15 of 19

Vojin Oklobdzija

San Francisco, CA

October 12, 2012

	Page 608		Page 610
1	A. In this case	1	The connection between Point A and Point
2	Q 52?	2	B in Exhibit 77 is not part of the Talbot patent,
3	Sorry. Could you let me finish my	3	B) correct?
4	question before you answer? I just want to make	4	A. I answered that already once, and it's
5	sure I understood.	5	on the record what I said. In order to clarify,
6	So 56 is the output of the Schmitt	6	if your question is the Exhibit 77 matching
7	trigger 52, correct?	7	anything in the Talbot patent, I said, no. And I
8	MS. BREIT: Objection to form.	8	explained that this is a construction showing how
9	THE WITNESS: 56 is the output of the	9	the Schmitt trigger relaxation oscillator can
10	Schmitt trigger 52.	10	oscillator with one stage only.
11	BY MR. CHEN:	11	Q. But the connection between Point A and
12	Q. Okay. Thank you. And then please	12	Point B in Exhibit 77 is what you added but does
13	continue.	13	not exist in the Talbot reference, correct?
14	A. And the 53 is the input.	14	A. In this case, you added you added it,
15	Q. Okay.	15	not me, yes. And it does not exist in the Talbot
16	A. And they are connected together. So I	16	5 record.
17	am labeling them here	17	Q. But Exhibit 77 is an accurate depiction
18	Q. Okay.	18	of the structure you described in 15 in
19	A on this diagram.	19	paragraph 15 of your
20	Q. Okay. Okay. So so on Exhibit 77,	20) A. Yes
21	which is the clean copy of the picture	21	Q declaration?
22	A. Right.	22	2 A of my
23	Q there is a connection between A and	23	Q. Okay. No problem. Yeah.
24	B, correct?	24	Okay. So earlier it seems that you were
25	A. Yes.	25	using the terminology the following
	Page 609		. Page 611
1	Q. And that's the connection as described	1	terminologies differently, so I just want to make
2	in the second portion of the first sentence in	2	2 sure I understand.
3	50 strike that.	3	So you seem to say an inverter is
4	Please refer to the connection between	4	different from a Schmitt trigger?
5	Point A and Point B in Exhibit 77.	5	A. Yes. In general.
6	A. Yes.	6	Q. Okay. And you are also saying Schmitt
/	Q. Inst s the connection as described in the second particle of percentral 15 in Exhibit 67		trigger is not an inverter, correct?
8	correct?		inverter. You know, would not have a specific
10	Δ Ves	10	designation and symbol as a Schmitt trigger yes
11	O. Is that connection part of Talbot?	11	O. But an inverter is not the same as an
12	A. No. That connection is illustration	12	inverting stage, correct?
13	of in support of my statement that the	13	A. That's correct. Inverting stage is more
14	oscillator in Figure 3 of Talbot is capable of	14	than an inverter.
15	oscillating with only the capacitor 50 and the	15	5 For example, if we have an NAND gate,
16	Schmitt trigger when the output is connected	16	5 that is an inverting structure, or a NOR gate is
17	directly back to the input of the Schmitt trigger.	17	an inverting structure, or some block, like the
18	In support of my declaration that states	18	block current control block shown in Figure 3
19	that unlike ring oscillator, which cannot	19	to the left of the Talbot, is a structure that
20	oscillator with only one stage, Talbot can	20	would invert one of the inputs, because it has two
21	oscillate with one stage, which is one of the	21	Inputs.
22	and Talbot	22	$\chi_{\rm e}$ $\chi_{\rm e}$ what does an inverting stage do?
23 24	O That's a long answer so let me just	23	MS BREIT: Objection to form
25	make sure I understand it correctly	25	THE WITNESS' For example if we take a
	sale i andersand it conteedy.		

55 (Pages 608 to 611)

San Francisco, CA

October 12, 2012

	Page 636		Page 638
1	Figure 18?	1	Q in Exhibit 83?
2	A. No. And it doesn't have to be shown	2	A. Again, let me repeat. This is a
3	because, as we went through that exercise, that	3	cannibalized Talbot structure to the extent and
4	symbol represents an inverter, a circuit structure	4	it's modified structure from Talbot Figure 3, that
5	which has two transistors, one P, one N, which are	5	you should remove the Figure 3 below that because
6	not visible, connected to VCC and ground. So we	6	it has no resemblance with the Figure 3.
7	don't need to do it on this figure	7	This is something different. This is
8	MR CHEN: What's the current exhibit	8	something different. This is something that has
9	number?	g	three inversion stages in the loop and it doesn't
10	THE REPORTER: Next one is 83	10	fit the judge I believe Judge not Judge
11	MR CHEN: 83	11	Ward but Judge Fogel's definition of what a ring
10	(Whereupon Deposition Exhibit 83 was	12	oscillator is Judge Weir definition
12 12	(whereupon, Deposition Exhibit 65 was	12	Ω Vou're agreed that there are three
11	RV MD CHEN.	11	inversions connected in a ring in the structure as
15 15	O Is the structure as shown in Exhibit 83	15	depicted?
10	Q. Is the structure as shown in Exhibit 65	16	A It's undericable that there are three
10 17	MS DDEIT: Objection to form	17	A. It's undernable that there are there inversions in this structure. But this is a
10	THE WITNESS. Hyper co by Judge	10	inversions in this structure. But this is a
10 10	definition of "ring oscillator" which says an odd	10	Talbot
20	number of inverters connected in a loop, then this	20	We are talking about a construct you
20	is not	20	know a complete construct where the assential
2⊥ 22	IS HOL. BV MD CHEN:	21	things which make Talbet relevation oscillator
22	D I will Children on inversion between the output	22	were taken away, which is the assential thing
23	Q. Is there an inversion between the output	23	is the conscitance was taken super. The current
24 25	A Again this is a connibalized stage and	24	is the capacitance was taken away. The current
22	A. Again, this is a cannoalized stage, and Page 637		Page 639
-	we diffe down and in its wet Talk at down and		
1	modified stage, which is not failed, does not		was taken away. And and it's a structure which
2	upies has been modified to such extent that it		has unlee inversions. Tou know, that's
3	doos not meamble Telbot, and it's not anything	3	Dut it has nothing to do with the
т 5	close to what was described in the Talbot patent	5	subject of this deposition if I may say And I
5	So we are talking about something	6	think that you know at this point I am I'm
7	different here And I will answer questions in	7	getting tired because I think all of this
8	that context	8	exhibits 80 79 70 77 that you are trying to
9	O. Okay. Is there an inversion between the	9	push in front of me and are trying to make it
10	output of 51 and node 53 as shown in Exhibit 83?	10	connected somehow to Talbot have no structure with
11	A. Yes, there is an inversion there.	11	Talbot.
12	Q. Is there an inversion between node 53	12	Because we have to be honest. If we are
13	and 56?	13	talking about Talbot, then we are talking about
14	A. Yes, there is an inversion.	14	Figure 3 in Talbot. This is not Figure 3 in
15	Q. Is there an inversion between node 56	15	Talbot. And I don't know why I'm deposed here,
16	and the output of 51?	16	because I'm answering questions that have nothing
17	A. There is an inverter between 56 and the	17	to do with the '336 patent case basically.
18	output of 51, which is the inverter 51.	18	And I'm just being tortured here into a
19	Q. Would inverter 51 produce an inversion	19	construct which have nothing to do with this case,
20	between node 56, which is the input of inverter 51	20	basically. This has nothing to do with 336 case.
21	and the output of inverter 51?	21	I'm sorry. I his is not neither resemble
22	A. 105. O How mony inversions on there in the	22	albot, neuther resembles ring oscillator, and i
23	Q. Now many inversions are there in the structure as depicted	23	I'm tired I'm basically tired And if
24 25	A Again	24	there is a reason and if we are related to the
20	· · · · · · · · · · · · · · · · · · ·	2.5	

62 (Pages 636 to 639)

San Francisco, CA

October 12, 2012

	Page 644		Page 646
1	oscillator which I have described in in one of	1	MR CHEN: Oh soury Okay Then in
2	the previous paragraphs Number 7	2	any event let's just a take a couple minutes off
2	So my paragraph 15 as I said I have	2	maybe three minutes. Let me just go through my
4	listed the differences between ring oscillator and		notes to make sure I covered everything
т Б	Talbot A B C D as the Talbot is relayation	г Б	THE VIDEOGR APHER: The time is now
5	oscillator. Ping oscillator is a ring oscillator	5	7:34 p.m. We are going off the record
7	Ding oscillator is summatria. Every output		(Whereupon, a masses was taken)
~	noduces the same waveform. Telbet is not. It	0	(Whereupon, a recess was taken.) THE VIDEOCD A DHED: The time is now
0	produces the same waveform. Tabot is not. It	0	7.27 nm and we are back on the moord
9	produces a sawtoour waveronn. That the hing	10	7.57 p.m., and we are back on the record.
11	a loop. This is Judge Weir definition	11	O L of a pool to Exhibit 70
	Low we have in asse of Telbet we		Q. Let's go back to Exhibit 79. THE VIDEOCD A DHED: Compation Audio
	Here we have III case of Taibol, we		THE VIDEOOKAPHER: Collection. Audio
1.4	have stages which are not inverter. The Schmu	13	problems. The time is now 7.57 p.m. we are back
14	lingger is not characterized as inverter. The	14	on the record.
15	inst stage is a current control stage, which	15	THE WITNESS: Okay. Im on Exhibit /9.
10	charges and discharges the capacitor.	10	BY MR. CHEN:
17	The nature of oscillation in Talbot is	17	Q. Im sorry. Actually
18	based on relaxation which is charge and discharge	18	Earlier you testified that there are
19	of capacitor, while the nature of oscillation in a	19	three inverting stages in Figure 3 of Talbot
20	ring oscillator is based on the delay of the	20	connected in a ring, but later you changed your
21	inverter employed in the loop.	21	mind, correct?
22	And I have submitted that that	22	MS. BREIT: Objection to form.
23	Exhibit 82, which is clearly described in very	23	THE WITNESS: Well, when I think
24	common sources, as Webster and Wikipedia, et	24	Mr. Tim Walker mentioned that Talbot characterizes
25	cetera, et cetera.	25	that switches. I realize that is correct. And
	Page 645		Page 647
1	So in my declaration, in support of my	1	even though it may give appearance of inversion,
2	declaration, in support of my opinion, in	2	the whole purpose of this stage, the more I look
3	paragraph 15, I am trying to illustrate how the	3	at it, the more I examine it, the more we probe
4	two differ because the nature of oscillation of	4	it, the more I'm convinced it's a current control
5	one is different from the other and, therefore, we	5	switching. This is what it is.
6	can make relaxation oscillator, which is what	6	And to call it inverter would be wrong
7	Talbot is, oscillate with only one stage.	7	because inverter has only one input. This has two
8	And we have actually demonstrated that	8	inputs. And it has a very different different
9	Number 78 78 Okov	9	runction.
11	And so that is that is the purpose of	10	so canng that you can put an input in
12	that paragraph to educate and explain the		things out of the proper context of how the Talbot
13	substantial and from the mental differences	13	oscillator works and how it is intended to work
14	between the two, what makes Talbot Talbot and what	14	and why the things that are in Talbot are in
15	makes ring ring.	15	Talbot.
16	MR. CHEN: Okay. I almost done. I know	16	And you cannot take things out like you
17	that the tape is out, so	17	have been taking in those Exhibits 79, in
18	THE VIDEOGRAPHER: No.	18	particular, because if you take enough things out
19	MR. CHEN: No? You said that's	19	of this, Talbot you will eventually make it
20	THE VIDEOGRAPHER: No. No. I said	20	something else. And that's not the point.
21	there's 30 minutes left of depo.	21	So if I look at this structure, this is
22	MR. CHEN: Oh, yeah, yeah, but you said	22	a current control switch. That is what intent of
23	five minutes	23	Talbot is to make out of that, is a current
24	THE VIDEOGRAPHER: No, no. I was doing	24	control switch.
25	it on that.	25	Switches are 48 and 49, and their

San Francisco, CA

October 12, 2012

	Page 648		Page 650
1	current is being controlled by the current mirror	1	getting late. He's told you he's very tired. I
2	consisting of 47, 46. They are actually current	2	don't know if the goal is to hope that he gets
3	mirror 44 44 and 45, and the current source,	3	tired enough to give you a different answer, but I
4	which I believe – and this one I may be wrong, is	4	think it's inappropriate at this point.
5	Widlar, so-called a Widlar current source.	5	THE WITNESS: I would I would ask the
6	consisting of 46 and 47. So it's a Widlar	6	court, the reporter, to maybe number it when I
7	Bob Widlar structure, the current mirror	7	answer those, and I can just refer and say Number
8	structure, that is employed at Talbot.	8	5. Because I've answered many of those questions
9	Again, I there is Widlar, there is	9	many times. So instead of answering, Liust say.
10	Wilson it's not Wilson. I think it's Widlar.	10	"Refer to Number 5" or "Refer to Number 3." which
11	Bob Widlar's current structure that is being	11	that has been already answered and explained at
12	employed here. So it's a very different and	12	lenoth
13	complex structure	13	So I think that would be my answer to
14	So just merely reduce it and and call	14	that I would say you know yes would you
15	it inverter I can't That's why I'm I'm	15	please go back to the record and read it
16	backing off from that and it's it is something	16	MS BREIT: And I do want to add that I
17	else	17	think that Counsel should have coordinated
18	BY MR CHEN	18	we're now having three counsels asking the same
19	O You said transistor 48 and transistor 49	19	questions repeating themselves and repeating from
20	in Figure 3 of Talbot produce a switch, correct?	20	other counsel. So it's it's I think if you
21	A. They are switches, yes.	21	can't ask him something that's new, we need to end
22	O. A switch of what?	22	the deposition.
23	A. A switch of the current. And that's the	23	MR. CHEN: Okay. I have no further
24	essence here, of the current which is supplied to	24	questions. Thank you very much.
25	them through 45 or 44. And that amount of	25	THE WITNESS: Well, thank you very much.
	Page 649		Page 651
1	current, which is essential here to Talbot, is	1	THE VIDEOGRAPHER: This marks the end of
2	being controlled by that current mirror on the	2	deposition. Today's date is October 12, 2012, at
3	left.	3	7:44. We are going off the record. Thank you,
4	So the switch is going to switch on, but	4	Counsel.
5	it's going to trickle only as much current as it	5	(Whereupon, the deposition concluded
6	is allowed by that left side.	6	at 7:44 p.m.)
7	So inverter can switch fully to the full	7	000
8	potential. The transistor situation. But this is	8	
9	not happening here.	9	
10	So those are the switches which are	10	
11	which are trickling the current into this	11	
12	capacitor 50, and the rate by which they supply	12	
14	that current to the capacitor 50 and 54 or take	11	
14 15	determines the frequency of oscillation of Talbot	15	
16	oscillator. That's why you call it	16	
17	voltage-controlled oscillator. That was his	17	
18	intent	18	
19	O. Is there an inversion between the output	19	
20	of 51 and node 53?	20	
21	MS. BREIT: I'm going to object because	21	
22	I think this question may have been asked maybe a	22	
23	dozen times in this deposition	23	
24	THE WITNESS: I think hundred times.	24	
25	MS. BREIT: already. And it's	25	

San Francisco, CA

Page 652 1 CERTIFICATE OF DEPONENT 2 Ihereby certify that I have read and examined the 4 foregoing transcript, and the same is a true and 5 accurate record of the testimony given by me. 6 Any additions or corrections that I feel are 7 necessary, I will attach on a separate sheet of 8 appare to the original transcript. 9		
1 CERTIFICATE OF DEPONENT 2 Ihereby certify that I have read and examined the 4 foregoing transcript, and the same is a true and 5 accurate record of the testimony given by me. 6 Any additions or corrections that I feel are 7 necessary, I will attach on a separate sheet of 8 paper to the original transcript. 9		Page 652
2 Hereby certify that I have read and examined the 4 foregoing transcript, and the same is a true and 6 Any additions or corrections that I feel are 7 necessary, I will attach on a separate sheet of 8 paper to the original transcript. 9	1	CERTIFICATE OF DEPONENT
3 I hereby certify that I have read and examined the 4 foregoing transcript, and the same is a true and 5 accurate record of the testimony given by me. Any additions or corrections that I feel are 7 necessary, I will attach on a separate sheet of 8 paper to the original transcript. 9	2	
foregoing transcript, and the same is a true and accurate record of the testimony given by me. Any additions or corrections that I feel are necessary, I will attach on a separate sheet of paper to the original transcript.	3	I hereby certify that I have read and examined the
accurate record of the testimony given by me. Any additions or corrections that I feel are necessary, I will attach on a separate sheet of paper to the original transcript. J	4	foregoing transcript and the same is a true and
Any additions or corrections that I feel are neccssary. I will attach on a separate sheet of paper to the original transcript. J J J Signature of Deponent Signature of Deponent J J J Ihereby certify that the individual representing himself/herself to be the above-named individual, appeared before me thisday of, Z012, and executed the above certificate in my presence. J NOTARY PUBLIC IN AND FOR J County Name Signature of County Name Signature of REPORTER Signature of REPORTER Signature of RePORTER Signature of Reporters IkATHLEEN A WILKINS, RPR, CRR, CCRR, Signature of the truth in the within-entitled cause; that said deposition was taken down in shorthand by me, a disinterested person, at the time and papervising, by computer, under my direction ad supervision, nor in any way interested in the event of this cause, and that I an not related to app of the parties to the sid witness was thereafter reduced to the parties thereto. DATED:, 2012 L KATHLEEN WILKINS, RPR, CRR, CCRR, CLR, CSR, 10008	5	accurate record of the testimony given by me
Increasesary, I will attach on a separate sheet of paper to the original transcript. Josephanet sheet of paper to the original transcript. Signature of Deponent Signature of Deponent Signature of Deponent Josephanet Structure Structure Structure Structure Appeared before me this day of, 2012, and executed the above-named individual, appeared before me this day of, 2012, and executed the above certificate in my presence. Signature OTARY PUBLIC IN AND FOR County Name County Name County Name County Name CertIFICATE OF REPORTER CERTIFICATE OF REPORTER that the vinces in the foregoing deposition was by me duly swom to tell the truth, the whole truth and nothing but the truth in the within-entitled cause; that said deposition was taken down in shorthand by me, a disinterested person, at the time and place therein stated, and that the testimony of the said winces was thereafter reduced to typewring, by computer, under my direction and supervision. Truth and noting but he prating by computer, under my direction and supervision. Thruther certify that I an not of counsel or atomey for either or any of the parties to the said deposition, nor in any way interested in the event of this cause, and that I am not related to any of the parties thereto. DATED:2012	6	Any additions or corrections that I feel are
Processity, Y. Minimuschion Separate since of the original transcript. 9 10	7	necessary I will attach on a separate sheet of
9 Signature of Deponent 11	8	naper to the original transcript
10	9	paper to the original transcript.
1 Signature of Deponent 13 I hereby certify that the individual representing 14 himself/herself to be the above-named individual, 13 appeared before me this day of	10	
12 Light and or Dependent 13 I hereby certify that the individual representing 14 himself/herself to be the above-named individual, 15 appeared before me this day of	11	Signature of Deponent
Increby certify that the individual representing himself/herself to be the above-named individual, appeared before me thisday of	12	Signatio of Depotoria
14 himself/herself to be the above-named individual, 15 appeared before me thisday of, 16 2012, and executed the above certificate in my 17 presence. 18	13	I hereby certify that the individual representing
15 appeared before me this day of	14	himself/herself to be the above-named individual.
	15	appeared before me this day of
intervention and state of the formation and any presence. 18 19	16	2012. and executed the above certificate in my
18 19	17^{-5}	presence.
19	18	r
20 NOTARY PUBLIC IN AND FOR 21	19	
21	20	NOTARY PUBLIC IN AND FOR
22	21	
23 County Name 24 Page 653 1 CERTIFICATE OF REPORTER 3 I, KATHLEEN A, WILKINS, RPR, CRR, CCRR, 4 CLR, Certified Shorthand Reporter, hereby certify 5 that the witness in the foregoing deposition was 6 by me duly sworn to tell the truth, the whole 7 truth and nothing but the truth in the 8 within-entitled cause; that said deposition was 9 taken down in shorthand by me, a disinterested 10 person, at the time and place therein stated, and 11 that the testimony of the said witness was 12 thereafter reduced to typewriting, by computer, 13 under my direction and supervision. 14 I further certify that 1 am not of 15 counsel or atomey for either or any of the 16 parties to the said deposition, nor in any way 17 interested in the event of this cause, and that I 18 am not related to any of the parties thereto. 19 DATED:	22	
24 25 MY COMMISSION EXPIRES: Page 653 1 CERTIFICATE OF REPORTER 2 I.KATHLEEN A. WILKINS, RPR, CRR, CCRR, 4 CLR, Certified Shorthand Reporter, hereby certify 5 that the witness in the foregoing deposition was 6 by me duly swom to tell the truth, the whole 7 truth and nothing but the truth in the 8 within-entitled cause; that said deposition was 9 taken down in shorthand by me, a disinterested 10 person, at the time and place therein stated, and 11 that the testimony of the said witness was 12 thereafter reduced to typewriting, by computer, 13 under my direction and supervision. 14 If the estim deposition, nor in any way 15 coursel or attorney for either or any of the 16 parties to the said deposition, nor in any way 17 Interested in the event of this cause, and that I 18 an not related to any of the parties thereto. 20 DATED:	23	County Name
25 MY COMMISSION EXPIRES: Page 653 1 CERTIFICATE OF REPORTER 3 I, KATHLEEN A WILKINS, RPR, CRR, CCRR, 4 CLR, Certified Shorthand Reporter, hereby certify 5 that the witness in the foregoing deposition was 6 by me duly swom to tell the truth, the whole 7 truth and nothing but the truth in the 8 within-entitled cause; that said deposition was 9 taken down in shorthand by me, a disinterested 10 person, at the time and place therein stated, and 11 that the testimony of the said witness was 12 thereafter reduced to typewriting, by computer, 13 under my direction and supervision. 14 I further certify that I am not of 15 counsel or attomey for either or any of the 16 parties to the said deposition, nor in any way 17 interested in the event of this cause, and that I 18 am not related to any of the parties thereto. 19 DATED:	24	
Page 653 1 CERTIFICATE OF REPORTER 3 I,KATHLEEN A. WILKINS, RPR, CRR, CCRR, 4 CLR, Certified Shorthand Reporter, hereby certify 5 that the witness in the foregoing deposition was 6 by me duly swom to tell the truth, the whole 7 truth and nothing but the truth in the 8 within-entitled cause; that said deposition was 9 taken down in shorthand by me, a disinterested 10 person, at the time and place therein stated, and 11 that the testimony of the said witness was 12 thereafter reduced to typewriting, by computer, 13 under my direction and supervision. 14 I further certify that I am not of 15 counsel or attorney for either or any of the 18 am not related to any of the parties thereto. 19 parties to the said deposition, nor in any way 17 interested in the event of this cause, and that I 18 am not related to any of the parties thereto. 19 DATED:	25	MY COMMISSION EXPIRES:
1 CERTIFICATE OF REPORTER 2 I,KATHLEEN A. WILKINS, RPR, CRR, CCRR, 4 CLR, Certified Shorthand Reporter, hereby certify 5 that the witness in the foregoing deposition was 6 by me duly sworn to tell the truth, the whole 7 truth and nothing but the truth in the 8 within-entitled cause; that said deposition was 9 taken down in shorthand by me, a disinterested 10 person, at the time and place therein stated, and 11 that the testimony of the said witness was 12 thereafter reduced to typewriting, by computer, 13 under my direction and supervision. 14 I further certify that I am not of 15 counsel or attorney for either or any of the 16 parties to the said deposition, nor in any way 17 interested in the event of this cause, and that I 18 am not related to any of the parties thereto. 19 DATED:		Page 653
2	1	
3 I, KATHLEEN A. WILKINS, RPR, CRR, CCRR, 4 CLR, Certified Shorthand Reporter, hereby certify 5 that the witness in the foregoing deposition was 6 by me duly swom to tell the truth, the whole 7 truth and nothing but the truth in the 8 within-entitled cause; that said deposition was 9 taken down in shorthand by me, a disinterested 10 person, at the time and place therein stated, and 11 that the testimony of the said witness was 12 thereafter reduced to typewriting, by computer, 13 under my direction and supervision. 14 I further certify that I am not of 15 counsel or attorney for either or any of the 16 parties to the said deposition, nor in any way 17 interested in the event of this cause, and that I 18 am not related to any of the parties thereto. 19 DATED:, 2012 21	⊥ 2	CEKTIFICATE OF KEPOKTEK
4 CLR, Certified Shorthand Reporter, hereby certify 5 that the witness in the foregoing deposition was 6 by me duly swom to tell the truth, the whole 7 truth and nothing but the truth in the 8 within-entitled cause; that said deposition was 9 taken down in shorthand by me, a disinterested 10 person, at the time and place therein stated, and 11 that the testimony of the said witness was 12 thereafter reduced to typewriting, by computer, 13 under my direction and supervision. 14 I further certify that I am not of 15 counsel or attorney for either or any of the 18 am not related to any of the parties thereto. 19 DATED:, 2012 20 DATED:, 2012 21	3	I KATHI FEN A WII KINS RPR CRR CCRR
5 that the witness in the foregoing deposition was 6 by me duly swom to tell the truth, the whole 7 truth and nothing but the truth in the 8 within-entitled cause; that said deposition was 9 taken down in shorthand by me, a disinterested 10 person, at the time and place therein stated, and 11 that the testimony of the said witness was 12 thereafter reduced to typewriting, by computer, 13 under my direction and supervision. 14 I further certify that I am not of 15 counsel or attorney for either or any of the 16 parties to the said deposition, nor in any way 17 interested in the event of this cause, and that I 18 am not related to any of the parties thereto. 19 DATED:	4	CLR. Certified Shorthand Reporter, hereby certify
 by me duly swom to tell the truth, the whole truth and nothing but the truth in the within-entitled cause; that said deposition was taken down in shorthand by me, a disinterested person, at the time and place therein stated, and that the testimony of the said witness was thereafter reduced to typewriting, by computer, under my direction and supervision. I further certify that I am not of counsel or attorney for either or any of the parties to the said deposition, nor in any way interested in the event of this cause, and that I am not related to any of the parties thereto. DATED:, 2012 KATHLEEN WILKINS, RPR, CRR, CCRR, CLR, CSR 10068 	5	that the witness in the foregoing deposition was
 truth and nothing but the truth in the within-entitled cause; that said deposition was taken down in shorthand by me, a disinterested person, at the time and place therein stated, and that the testimony of the said witness was thereafter reduced to typewriting, by computer, under my direction and supervision. I further certify that I am not of counsel or attorney for either or any of the parties to the said deposition, nor in any way interested in the event of this cause, and that I am not related to any of the parties thereto. DATED:, 2012 KATHLEEN WILKINS, RPR, CRR, CCRR, CLR, CSR 10068 	6	by me duly sworn to tell the truth, the whole
 within-entitled cause; that said deposition was taken down in shorthand by me, a disinterested person, at the time and place therein stated, and that the testimony of the said witness was thereafter reduced to typewriting, by computer, under my direction and supervision. I further certify that I am not of counsel or attorney for either or any of the parties to the said deposition, nor in any way interested in the event of this cause, and that I am not related to any of the parties thereto. DATED:, 2012 KATHLEEN WILKINS, RPR, CRR, CCRR, CLR, CSR 10068 	7	truth and nothing but the truth in the
 9 taken down in shorthand by me, a disinterested 10 person, at the time and place therein stated, and 11 that the testimony of the said witness was 12 thereafter reduced to typewriting, by computer, 13 under my direction and supervision. 14 I further certify that I am not of 15 counsel or attorney for either or any of the 16 parties to the said deposition, nor in any way 17 interested in the event of this cause, and that I 18 am not related to any of the parties thereto. 19 20 DATED:, 2012 21 22 23 24 KATHLEEN WILKINS, RPR, CRR, CCRR, CLR, CSR 10068 25 	8	within-entitled cause; that said deposition was
10 person, at the time and place therein stated, and 11 that the testimony of the said witness was 12 thereafter reduced to typewriting, by computer, 13 under my direction and supervision. 14 I further certify that I am not of 15 counsel or attorney for either or any of the 16 parties to the said deposition, nor in any way 17 interested in the event of this cause, and that I 18 am not related to any of the parties thereto. 19 DATED:, 2012 20 DATED:, 2012 21	9	taken down in shorthand by me, a disinterested
11 that the testimony of the said witness was 12 thereafter reduced to typewriting, by computer, 13 under my direction and supervision. 14 I further certify that I am not of 15 counsel or attorney for either or any of the 16 parties to the said deposition, nor in any way 17 interested in the event of this cause, and that I 18 am not related to any of the parties thereto. 19 DATED:, 2012 21	10	person, at the time and place therein stated, and
12 thereafter reduced to typewriting, by computer, 13 under my direction and supervision. 14 I further certify that I am not of 15 counsel or attorney for either or any of the 16 parties to the said deposition, nor in any way 17 interested in the event of this cause, and that I 18 am not related to any of the parties thereto. 19 DATED:, 2012 20 DATED:, 2012 21	11	that the testimony of the said witness was
13 under my direction and supervision. 14 I further certify that I am not of 15 counsel or attorney for either or any of the 16 parties to the said deposition, nor in any way 17 interested in the event of this cause, and that I 18 am not related to any of the parties thereto. 19 DATED:	12	thereafter reduced to typewriting, by computer,
14 I further certify that I am not of 15 counsel or attorney for either or any of the 16 parties to the said deposition, nor in any way 17 interested in the event of this cause, and that I 18 am not related to any of the parties thereto. 19 DATED:	13	under my direction and supervision.
15 counsel or attorney for either or any of the 16 parties to the said deposition, nor in any way 17 interested in the event of this cause, and that I 18 am not related to any of the parties thereto. 19 20 20 DATED:, 2012 21	14	I further certify that I am not of
10 parties to the said deposition, nor in any way 17 interested in the event of this cause, and that I 18 am not related to any of the parties thereto. 19 20 20 DATED:, 2012 21	15	counsel or attorney for either or any of the
17 interested in the event of this cause, and that if 18 am not related to any of the parties thereto. 19 20 DATED:, 2012 21	17	parties to the stand deposition, nor in any way
19 20 DATED:, 2012 21 22 23 24 KATHLEEN WILKINS, RPR, CRR, CCRR, CLR, CSR 10068 25	18	am not related to any of the parties thereto
20 DATED:, 2012 21	19	an increation to any or the parties thereto.
21 22 23 24 KATHLEEN WILKINS, RPR, CRR, CCRR, CLR, CSR 10068 25	20	DATED: .2012
22 23 24 KATHLEEN WILKINS, RPR, CRR, CCRR, CLR, CSR 10068 25	21	
23	22	
 KATHLEEN WILKINS, RPR, CRR, CCRR, CLR, CSR 10068 25 	23	
25	24	KATHLEEN WILKINS, RPR, CRR, CCRR, CLR, CSR 10068
	25	

Case5:08-cv-05398-PSG Document317-3 Filed11/09/12 Page1 of 6

EXHIBIT 25

Page 1		
	RICT COURT	UNITED STATES DIST
	CALIFORNIA	NORTHERN DISTRICT OF
	SION	SAN JOSE DIVI:
)	ACER, INC., ACER AMERICA
	,)	CORPORATION and GATEWAY, INC.
)	Plaintiffs,
) No. 3:08-cv-00877 PSG	VS.
)	TECHNOLOGY PROPERTIES
)	LIMITED, PATRIOT SCIENTIFIC
)	CORPORATION, and ALLIACENSE
)	LIMITED,
)	Defendants.
	DLFE, PH.D.	DEPOSITION OF ANDREW W
	15, 2012	Monday, October
		1:09 p.m.
	Drive	149 Commonwealth

Reported by Hanna Kim, CLR, CSR No. 13083

2 (Pages 2 to 5)

	Page 2			Page 4
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	Page 2 MENLO PARK, CALIFORNIA MONDAY, OCTOBER 15, 2012 DEPOSITION OF ANDREW WOLFE, PH.D., taken on behalf of the Defendants, at Agility IP Law, LLP, 149 Commonwealth Drive, Menlo Park, California, beginning at 1:09 p.m. and ending at 4:30 p.m., on Monday, October 15, 2012, before me, Hanna Kim, CLR, CSR License No. 13083.	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	APPEARANCES OF COUNSEL For Technology Properties Limited and Limited: AGILITY IP LAW BY: BRANDON BAUM, ESQ. VINH PHAM, ESQ. 149 Commonwealth Drive Menlo Park, California 99025 650.227.4800 650.318.3483 Fa brandon@agilityiplaw.com vpham@agilityiplaw.com	Page 4 .: Alliacense
25		25		
$\begin{array}{c}1\\2\\3\\4\\5\\6\\7\\8\\9\\10\\11\\12\\13\\14\\15\\16\\17\\18\\9\\20\\22\\23\\24\\25\end{array}$	Page 3 APPEARANCES OF COUNSEL: For Acer Inc., Acer America Corp., and Gateway Inc.: K&L GATES LLP BY: TIMOTHY P. WALKER, ESQ. Four Embarcadero Center, Suite 1200 San Francisco, California 94111 415.882.8200 415.882.8220 Fax timothy.walker@klgates.com For HTC Corporation and HTC America, Inc.: COOLEY LLP BY: KYLE D. CHEN, PH.D., ESQ. 3175 Hanover Street Palo Alto, California 94304-1130 650.843.5019 650.849.7400 Fax kyle.chen@cooley.com	$ \begin{array}{c} 1\\2\\3\\4\\5\\6\\7\\8\\9\\10\\11\\12\\13\\14\\15\\16\\17\\18\\19\\20\\21\\22\\23\\24\\25\end{array} $	INDEX OF EXAMINATION WITNESS: ANDREW WOLFE, PH.D. EXAMINATION BY MR. BAUM: BY MR. CHEN:	Page 5 PAGE 8, 96 86

3 (Pages 6 to 9)

1INDEX OF EXHIBITS1DEPOSITION OF ANDREW WOLFE2NUMBERDESCRIPTIONPAGE2Menlo Park, California; Monday, October3Exhibit 101Copy of supplemental declaration831:09 p.m.4submitted in support of44100 p.m.100 p.m.5plaintiff's supplemental claim5ANDREW WOLFE, PH.D.,6construction brief and signed on6having been administered an oath, was ex7Construction 11, 20127	, PH.D. 15, 2012
2NUMBERDESCRIPTIONPAGE2Menlo Park, California; Monday, October3Exhibit 101Copy of supplemental declaration831:09 p.m.4submitted in support of445plaintiff's supplemental claim5ANDREW WOLFE, PH.D.,6construction brief and signed on6having been administered an oath, was ex7Contamber 14, 20127	15, 2012
3Exhibit 101Copy of supplemental declaration831:09 p.m.4submitted in support of45plaintiff's supplemental claim5ANDREW WOLFE, PH.D.,6construction brief and signed on6having been administered an oath, was ex7Contambor 14, 20127testified as follower:	
4submitted in support of45plaintiff's supplemental claim5ANDREW WOLFE, PH.D.,6construction brief and signed on6having been administered an oath, was ex7Construction 14, 20127	
5plaintiff's supplemental claim5ANDREW WOLFE, PH.D.,6construction brief and signed on6having been administered an oath, was ex7Construction 14, 20127	
6 construction brief and signed on 6 having been administered an oath, was ex	
	amined and
/ September 14, 2012 / testified as rollows:	
8 Exhibit 102 First claim construction order 9 8 (Deposition Exhibit No. 101 was mar	rked.)
9 issued and filed on June 12, 9 EXAMINATION	
10 2012 10 BY MR. BAUM:	
11 Exhibit 103 Expert declaration of Andrew 13 11 Q. Good afternoon, Dr. Wolfe. I know	you've been
12 Wolfe, Ph.D. 12 deposed in this case before, so but we'r	e going to
13 Exhibit 104 Copy of Moore U.S. Patent 29 13 pick up with exhibits beginning at Exhibit	t No. 101
14 5,809,336 14 to your deposition. And I've handed you a	copy of
15 Exhibit 105 Document depicting Moore 48 15 Exhibit 101.	
16Figure 18, Talbot Figure 3, and16Do you recognize that document?	
17 hand-drawn depictions by 17 A. Yes.	
18deponent18Q. Is that a copy of your supplementa	l
19 Exhibit 106 Supplemental declaration of 58 19 declaration submitted in support of plaintif	f's
20Dr. Oklobdzija20supplemental claim construction brief and	signed on
21 Exhibit 107 Copy of U.S. Patent 4,105,950 88 21 September 14 of 2012?	
22 MR. WALKER: Mine has some highli	ight on it, I
23 don't think was in the original. I don't kno	w if it
24 vas intentional.	
25 MR. BAUM: Oh, great. It's not sup	posed to.
Page 7	Page 9
1 INDEX OF EXHIBITS: (CONTINUED) 1 At least that would not be accurate.	
2 NUMBER DESCRIPTION PAGE 2 MR. WALKER: We have it on the	record about
3 Exhibit 108 Document, "Dingwall II (U.S. 89 3 the highlighting.	
4 Patent 4,105,950)," Figure 1A, 4 MR. BAUM: Why don't we do ye	ou want to go
5 "Talbot (U.S. Patent No. 5 see if you can locate a clean copy?	. . .
6 4,689,581)," Figure 3, 6 BY MR, BAUM:	
7 reproduction of Figure 1A of the 7 O. May I ask for Exhibit 101 back, a	nd we will
8 Dingwall reference 8 replace it, unless you want to see my hic	ihliahtina.
9 Exhibit 109 Document, "Dingwall II (U.S. 89 9 MR, CHEN; Oh, okay.	, 5 - 5
10 Patent 4,105,950)," Figure 1A. 10 MR, BAUM: Thanks.	
11 "Talbot (U.S. Patent No. 11 (Discussion off the record, 1:11 p.	m.)
12 4,689,581)," Figure 3 12 MR. BAUM: Let me mark as Exhib	it 102 to the
13 13 Wolfe deposition.	
14 (Deposition Exhibit No. 102 was m	arked.)
15 BY MR. BAUM:	,
16 O. Dr. Wolfe, I'll hand vou Exhibit 10)2, and two
17 copies for counsel sitting next to you.	,
18 Have you seen the first claim cons	truction
19 order that was issued in this case and file	ed on
20 20 June 12, 2012?	-
21 A. Yes.	
22 O. And is that what is shown on Exh	ibit 102?
23 A. Yes.	·
	it 102, in
24 Q. Can you turn to page 13 of Exhib	-

GregoryEdwards, LLC 866 4 Team GE

24 (Pages 90 to 93)

	Page 90		Pag	
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	 surrounding a portion of Figure 1A of Dingwall, is there any difference between 109 and 108? A. There are gray squares drawn around a portion of Figure 1A of Dingwall and Figure 3 of Talbot. I guess the Talbot one is a rectangle. But other than that, I don't see any differences. Q. Just for the record, as laying foundations, does the Figure 3 of Talbot as reproduced on Exhibit 108 an accurate reproduction of Figure 3 in Talbot? A. It appears to be. Q. How about the Figure 3 in Exhibit 109; other than the circle, with respect to Talbot Figure 3, is that an accurate reproduction of Figure 3 of Talbot? A. Other than the gray rectangle, it is, yes. Q. Please examine the circle portion of the circuitry in Exhibit 109 with respect to Dingwall U.S. Patent 4,105,950. A. Okay. Q. In the circled portion of Dingwall U.S. Patent 	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	 simple to transistor inverter. Q. Overall, do you see any difference whatsoever with respect to the circuitry as shown in the circled portion of Figure 1A of Dingwall U.S. Patent No. 4,105,950 and the circled portion of Figure 3 of Talbot U.S. Patent No. 4689581 as depicted in Exhibit 109? A. Different forms of symbols are used for devices, but in terms of what those drawings would mean to a person of ordinary skill in the art, in each case, they are the identical devices connected in an identical way, only drawn using different variations of symbols for the same thing. Q. What does VDD in Dingwall correspond to with respect to Figure 3 in Talbot? A. VDD is a way to represent the primary supply voltage in a CMOS circuit. Q. And how does that VDD in Dingwall correspond to the symbols or components as shown in Figure 3 of Talbot? A. It would correspond to each place that is labeled VCC in Talbot. VCC really refers traditionally to the supply voltage in a binolar circuit but because 	
23 24	Q. In the circled portion of Dingwall U.S. Patent No. 4.105.950, is there a triangle surrounding certain	23 24	to the supply voltage in a bipolar circuit, but because engineers are familiar with it, it's often used in CMOS	
25	circuitry?	25	circuits to mean the primary supply voltage, as well.	
	Page 91		Page 93	
1 2 3 4 5	 A. There's a triangle with a bubble at its tip that surrounds two transistors that are labeled P and N. Q. I was going to ask you the bubble. That's fine. 	1 2 3 4 5	Q. How does P-1, as referred to in Dingwall, correspond to the components in Talbot?A. It's the identical component representation as Transistor 47. It's drawn using a different variety of symbol, but it's the same component connected in the	
6	So there is a triangle with a bubble at the end referred to as I-1 in Dingwall U.S. Patent No.	6	same way.	
8 9 10	4,105,950, correct?A. I didn't understand the beginning of the question. What was the question?	8 9 10	 A. P-2 is the same component as Transistor 45 in Talbot, and it's connected in the same way. Q. How about P inside the triangle I-1 with a 	
11	Q. Strike that. Rephrase the question.	11	bubble at the end?	
12 13	depicted in the circled portion of Dingwall on the	12	A. Transistor P in Dingwall is the same component as Transistor 48 in Talbot, and they're connected in	
14	Exhibit 109, what would a person skilled in the art	14	identical manners.	
<mark>15</mark>	back in 1989 would understand that symbol to mean?	<mark>15</mark>	Q. How about transistor N referred to in	
<u>16</u>	A. That is a symbol to transistor CMOS inverter.	16	Dingwall?	
1/	Q. How would one skilled in the art back in 1989	1/	A. Transistor N in Dingwall is the same component	
10 10	of Dingwall?	10 10	as mansister 49 in Taibet, and they re connected	
20	A That is a PMOS switching transistor that is	20	O. How about transistor N-2 in Dingwall?	
21	part of a simple to transistor inverter.	21	A. Transistor N-2 is the same component as	
22	Q. How about the transistor labeled as N inside	22	Transistor 44 in Talbot, and they're connected	
<mark>23</mark>	the triangle I-1 with the bubble at the end as part of	23	identically.	
24	the circled portion of Dingwall?	24	O How about Transistor N-1 in Dingwall?	
<u> </u>	the circled portion of Dingwall?	121		

GregoryEdwards, LLC 866 4 Team GE

28 (Pages 106 to 109)

Page 108
Page 108 hereby certify read the foregoing Monday, corrections as appear that my testimony true and correct
Page 109
TFR
thand Reporter, the witness in the duly sworn to and nothing but the before me at and were taken after transcribed into supervision; ther counsel proceedings, not the thereof. thereof. the counsel proceedings, not the thereof.

GregoryEdwards, LLC 866 4 Team GE Case5:08-cv-05398-PSG Document317-4 Filed11/09/12 Page1 of 6

EXHIBIT 26

Case5:08-cv-05398-PSG Document317-4 Filed11/09/12 Page2 of 6

Vojin Oklobdzija

Palo Alto, CA

December 22, 2010

Page 247 UNITED STATES DISTRICT COURT NORTHERN DISTRICT OF CALIFORNIA SAN JOSE DIVISION --000--HTC CORPORATION and HTC AMERICA, INC. PLAINTIFFS, Case No. C-08-00882 JF v. Related to Case No. C-08-00877 JF TECHNOLOGY PROPERTIES LIMITED, PATRIOTIC SCIENTIFIC CORPORATION AND ALLIACENSE, LIMITED DEFENDANTS. VIDEOTAPED DEPOSITION OF VOJIN OKLOBDZIJA (Volume 2, Pages 247 - 394) Wednesday, December 22, 2010 REPORTED BY: KATHLEEN WILKINS, CSR #10068, RPR, CRR, CCRR, CLR

> Alderson Reporting Company 1-800-FOR-DEPO

Case5:08-cv-05398-PSG Document317-4 Filed11/09/12 Page3 of 6

Vojin Oklobdzija

Palo Alto, CA

Page 248 Page 250 1 DEPOSITION OF VOJIN OKLOBDZIJA 1 APPEARANCES OF COUNSEL (Continued) 2 BE IT REMEMBERED that on Wednesday, 2 For the Defendant BARCO N.V., a Belgian 3 December 22, 2010, commencing at the hour of 10:38 3 corporation: 4 a.m. thereof, at COOLEY, LLP, 3175 Hanover Street, 4 5 Palo Alto, California, before me, Kathleen A. 5 BAKER & MCKENZIE LLP 6 Wilkins, RPR, CRR, CRP, a Certified Shorthand б (Appearing telephonically) 7 Reporter, in and for the State of California, 7 Edward K. Runyan, Attorney at Law 8 personally appeared VOJIN OKLOBDZIJA, a witness in 8 Daniel O'Connor, Attorney at Law 9 the above-entitled court and cause, who, being by 9 130 East Randolph Drive, Suite 3900 me first duly resworn, was thereupon examined as a 10 Chicago, Illinois 60601 10 witness in said action. Telephone: (312) 861-8811 11 11 12 12 E-mail: Edward.Runyan@bakermckenzie.com 13 13 ALSO PRESENT: 14 14 Sean McGrath, Videographer 15 15 --000---16 16 17 17 18 18 19 19 20 20 21 21 22 22 23 23 24 24 25 25 Page 249 Page 251 1 APPEARANCES OF COUNSEL 1 INDEX 2 For the Plaintiffs HTC CORPORATION, HTC AMERICA, 2 INDEX OF EXAMINATIONS 3 INC.: 3 PAGE 4 EXAMINATION BY MR. CHEN254 4 5 5 COOLEY, LLP б BY: KYLE CHEN, Ph.D., Attorney at Law б INDEX OF EXHIBITS 7 7 3175 Hanover Street Exhibit Description Page 8 8 Exhibit 64 United States Patent No.374 Palo Alto, California 94304-1130 9 9 Telephone: (650) 843-5007 5.440.749 10 E-mail: Kyle.chen@cooley.com 10 11 11 5,809,336 12 For the Defendants TECHNOLOGY PROPERTIES LIMITED 12 13 AND ALLIACENSE LIMITED: 13 ----000----14 14 15 FARELLA, BRAUN & MARTEL, LLP 15 16 BY: EUGENE Y. MAR, Attorney at Law 16 17 235 Montgomery Street 17 18 San Francisco, California 94104 18 Telephone: (415) 954-4927 19 19 20 E-mail: Emar@fbm.com 20 21 21 22 22 23 23 24 24 25 25

2 (Pages 248 to 251)

December 22, 2010

Alderson Reporting Company 1-800-FOR-DEPO Case5:08-cv-05398-PSG Document317-4 Filed11/09/12 Page4 of 6

Vojin Oklobdzija

December 22, 2010

Palo Alto, CA

	Page 252		Page 254	
1	December 22, 2010 10:38 A M	1	actual testimony time, to be questioned by HTC	
2	PROCEEDINGS	2	today	
3	THE VIDEOGRAPHER: Good morning We're	3	MR CHEN: All right Thank you	
4	on the video record ladies and gentlemen at	4	MR MAR: Go ahead Kyle	
5	10:38 a m I am Sean McGrath from Alderson Court	5	FXAMINATION BY MR CHEN	
6	Reporting in Washington DC. The phone number is	6	MR CHEN: O Okay Good morning	
7	(202) 280 2260	 MR. CHEN: Q. Okay. Good morning, 7 Dector 		
, R	This is a matter pending before the U.S.	7 Doctor.		
a	District Court for the Northern District of	\circ A. Good morning. \circ O. So how are you today?		
10	California in the case cantioned "HTC Corporation	9 Q. So now are you today?		
11	and HTC America. Incorporated versus Technology		A. All light. O Okay. So for the record, could you	
12	Properties Limited Patriot Scientific Corporation		state your full name and occupation	
13	and Alliaconse Limited " Case No.	13	A My name is Vojin Oklobdzija I am a	
14	5.08 CV 00882 IF	14	A. Wy name is vojin Oktobuzija. I ani a	
15	This is the beginning of Dick 1 Volume		California, as well as adjunct professor at the	
16	I of the denosition of Dr. Vojin Oklobdzije on	16	University of Toxes	
17	December 22nd 2010 We are located at 2175		Oniversity of Texas.	
10	Lenever Street Dale Alte California This is		Q. Okay. Illalik you.	
10	taken on babalf of the defendent		A Okey Let me count About over 20	
20	Councel would you places identify	20	A. Okay. Let me count. About over 20	
∠0 21	Counsel, would you please identify		years.	
⊿⊥ วว	sttornov		Q. Over 20 years. Okay. So could you like describe briefly	
∠∠ วว	MD CHEN: Wall first of all it's	22	So could you, like, describe blienly	
22	the deposition is for the plaintiffs so that's	23	A I well	
25	fine	25	A. I well O Like where you started and in what	
25		23	Q. Like, where you started and in what	
	Page 253		Page 255	
1	Kyle Chen, from Cooley, LLP, on behalf	1	subject area.	
2	of HTC Corporation and HTC America.	2	A. Right. I started actually in 1971,	
3	MR. MAR: Eugene Mar, from Farella,	3	right after I I graduated. I got my	
4	Braun & Martel, for the defendants, Technology	4	engineering degree.	
5	Dependentian Limited and Allianance Limited and			
6	Properties, Limited, and Amacense, Limited, and	5	Q. Where did you graduate from?	
	for the witness as well.	5 6	Q. Where did you graduate from?A. University of Belgrade in Yugoslavia, in	
7	for the witness as well. THE VIDEOGRAPHER: Will the court	5 6 7	Q. Where did you graduate from?A. University of Belgrade in Yugoslavia, in electronics and telecommunications.	
7 8	for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness.	5 6 7 8	Q. Where did you graduate from?A. University of Belgrade in Yugoslavia, in electronics and telecommunications.Q. What was your degree? What was the	
7 8 9	for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. MR. MAR: One second.	5 6 7 8 9	Q. Where did you graduate from?A. University of Belgrade in Yugoslavia, in electronics and telecommunications.Q. What was your degree? What was the degree?	
7 8 9 10	for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. MR. MAR: One second. Ed, do you want to state your	5 6 7 8 9 10	Q. Where did you graduate from?A. University of Belgrade in Yugoslavia, in electronics and telecommunications.Q. What was your degree? What was the degree?A. Engineer. Diploma engineer. It's a	
7 8 9 10 11	for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. MR. MAR: One second. Ed, do you want to state your MR. RUNYAN: Yeah. I didn't know if	5 6 7 8 9 10 11	 Q. Where did you graduate from? A. University of Belgrade in Yugoslavia, in electronics and telecommunications. Q. What was your degree? What was the degree? A. Engineer. Diploma engineer. It's a European five-year program. 	
7 8 9 10 11 12	for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. MR. MAR: One second. Ed, do you want to state your MR. RUNYAN: Yeah. I didn't know if if Tim or Hal were there. This is Ed Runyan, for	5 6 7 8 9 10 11 12	 Q. Where did you graduate from? A. University of Belgrade in Yugoslavia, in electronics and telecommunications. Q. What was your degree? What was the degree? A. Engineer. Diploma engineer. It's a European five-year program. Q. Okay. Like 	
7 8 9 10 11 12 13	for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. MR. MAR: One second. Ed, do you want to state your MR. RUNYAN: Yeah. I didn't know if if Tim or Hal were there. This is Ed Runyan, for Barco, NV.	5 6 7 8 9 10 11 12 13	 Q. Where did you graduate from? A. University of Belgrade in Yugoslavia, in electronics and telecommunications. Q. What was your degree? What was the degree? A. Engineer. Diploma engineer. It's a European five-year program. Q. Okay. Like A. Equivalent to master's degree here. 	
7 8 9 10 11 12 13 14	for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. MR. MAR: One second. Ed, do you want to state your MR. RUNYAN: Yeah. I didn't know if if Tim or Hal were there. This is Ed Runyan, for Barco, NV. THE VIDEOGRAPHER: Will the court	5 6 7 8 9 10 11 12 13 14	 Q. Where did you graduate from? A. University of Belgrade in Yugoslavia, in electronics and telecommunications. Q. What was your degree? What was the degree? A. Engineer. Diploma engineer. It's a European five-year program. Q. Okay. Like A. Equivalent to master's degree here. Q. Understood. Okay. 	
7 8 9 10 11 12 13 14 15	for the witness, Elimited, and Affracense, Elimited, and for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. MR. MAR: One second. Ed, do you want to state your MR. RUNYAN: Yeah. I didn't know if if Tim or Hal were there. This is Ed Runyan, for Barco, NV. THE VIDEOGRAPHER: Will the court reporter please swear in the witness.	5 6 7 8 9 10 11 12 13 14 15	 Q. Where did you graduate from? A. University of Belgrade in Yugoslavia, in electronics and telecommunications. Q. What was your degree? What was the degree? A. Engineer. Diploma engineer. It's a European five-year program. Q. Okay. Like A. Equivalent to master's degree here. Q. Understood. Okay. Okay. Please go ahead. 	
7 8 9 10 11 12 13 14 15 16	froperues, Limited, and Amacense, Limited, and for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. MR. MAR: One second. Ed, do you want to state your MR. RUNYAN: Yeah. I didn't know if if Tim or Hal were there. This is Ed Runyan, for Barco, NV. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. VOJIN OKLOBDZIJA,	5 6 7 8 9 10 11 12 13 14 15 16	 Q. Where did you graduate from? A. University of Belgrade in Yugoslavia, in electronics and telecommunications. Q. What was your degree? What was the degree? A. Engineer. Diploma engineer. It's a European five-year program. Q. Okay. Like A. Equivalent to master's degree here. Q. Understood. Okay. Okay. Please go ahead. A. And so 1973, I was what would be kind of 	
7 8 9 10 11 12 13 14 15 16 17	froperues, Limited, and Amacense, Limited, and for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. MR. MAR: One second. Ed, do you want to state your MR. RUNYAN: Yeah. I didn't know if if Tim or Hal were there. This is Ed Runyan, for Barco, NV. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. VOJIN OKLOBDZIJA, having been duly sworn,	5 6 7 8 9 10 11 12 13 14 15 16 17	 Q. Where did you graduate from? A. University of Belgrade in Yugoslavia, in electronics and telecommunications. Q. What was your degree? What was the degree? A. Engineer. Diploma engineer. It's a European five-year program. Q. Okay. Like A. Equivalent to master's degree here. Q. Understood. Okay. Okay. Please go ahead. A. And so 1973, I was what would be kind of assistant professor title there, until 1976, when 	
7 8 9 10 11 12 13 14 15 16 17 18	froperues, Limited, and Amacense, Limited, and for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. MR. MAR: One second. Ed, do you want to state your MR. RUNYAN: Yeah. I didn't know if if Tim or Hal were there. This is Ed Runyan, for Barco, NV. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. VOJIN OKLOBDZIJA, having been duly sworn, was examined and testified as follows:	5 6 7 8 9 10 11 12 13 14 15 16 17 18	 Q. Where did you graduate from? A. University of Belgrade in Yugoslavia, in electronics and telecommunications. Q. What was your degree? What was the degree? A. Engineer. Diploma engineer. It's a European five-year program. Q. Okay. Like A. Equivalent to master's degree here. Q. Understood. Okay. Okay. Please go ahead. A. And so 1973, I was what would be kind of assistant professor title there, until 1976, when I came to U.S. to pursue a Ph.D. here. And 	
7 8 9 10 11 12 13 14 15 16 17 18	froperues, Limited, and Amacense, Limited, and for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. MR. MAR: One second. Ed, do you want to state your MR. RUNYAN: Yeah. I didn't know if if Tim or Hal were there. This is Ed Runyan, for Barco, NV. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. VOJIN OKLOBDZIJA, having been duly sworn, was examined and testified as follows: oOo	5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	 Q. Where did you graduate from? A. University of Belgrade in Yugoslavia, in electronics and telecommunications. Q. What was your degree? What was the degree? A. Engineer. Diploma engineer. It's a European five-year program. Q. Okay. Like A. Equivalent to master's degree here. Q. Understood. Okay. Okay. Please go ahead. A. And so 1973, I was what would be kind of assistant professor title there, until 1976, when I came to U.S. to pursue a Ph.D. here. And Q. Where where was that? 	
7 8 9 10 11 12 13 14 15 16 17 18 19 20	 Properties, Elimited, and Affracense, Elimited, and for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. MR. MAR: One second. Ed, do you want to state your MR. RUNYAN: Yeah. I didn't know if if Tim or Hal were there. This is Ed Runyan, for Barco, NV. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. VOJIN OKLOBDZIJA, having been duly sworn, was examined and testified as follows: oOo THE VIDEOGRAPHER: You may proceed. 	5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	 Q. Where did you graduate from? A. University of Belgrade in Yugoslavia, in electronics and telecommunications. Q. What was your degree? What was the degree? A. Engineer. Diploma engineer. It's a European five-year program. Q. Okay. Like A. Equivalent to master's degree here. Q. Understood. Okay. Okay. Please go ahead. A. And so 1973, I was what would be kind of assistant professor title there, until 1976, when I came to U.S. to pursue a Ph.D. here. And Q. Where where was that? A. At UCLA. 	
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21	Properties, Limited, and Anfacense, Limited, and for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. MR. MAR: One second. Ed, do you want to state your MR. RUNYAN: Yeah. I didn't know if if Tim or Hal were there. This is Ed Runyan, for Barco, NV. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. VOJIN OKLOBDZIJA, having been duly sworn, was examined and testified as follows: oOo THE VIDEOGRAPHER: You may proceed. MR. MAR: Kyle, I just want to get one	5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21	 Q. Where did you graduate from? A. University of Belgrade in Yugoslavia, in electronics and telecommunications. Q. What was your degree? What was the degree? A. Engineer. Diploma engineer. It's a European five-year program. Q. Okay. Like A. Equivalent to master's degree here. Q. Understood. Okay. Okay. Please go ahead. A. And so 1973, I was what would be kind of assistant professor title there, until 1976, when I came to U.S. to pursue a Ph.D. here. And Q. Where where was that? A. At UCLA. Q. UCLA. 	
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	Properties, Limited, and Anfacense, Limited, and for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. MR. MAR: One second. Ed, do you want to state your MR. RUNYAN: Yeah. I didn't know if if Tim or Hal were there. This is Ed Runyan, for Barco, NV. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. VOJIN OKLOBDZIJA, having been duly sworn, was examined and testified as follows: oOo THE VIDEOGRAPHER: You may proceed. MR. MAR: Kyle, I just want to get one quick thing on the beginning of the statement.	5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	 Q. Where did you graduate from? A. University of Belgrade in Yugoslavia, in electronics and telecommunications. Q. What was your degree? What was the degree? A. Engineer. Diploma engineer. It's a European five-year program. Q. Okay. Like A. Equivalent to master's degree here. Q. Understood. Okay. Okay. Please go ahead. A. And so 1973, I was what would be kind of assistant professor title there, until 1976, when I came to U.S. to pursue a Ph.D. here. And Q. Where where was that? A. At UCLA. Q. UCLA. Q. Un which I obtained in '82. Q. In which I obtained in '82. 	
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	Properties, Elimited, and Affracense, Elimited, and for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. MR. MAR: One second. Ed, do you want to state your MR. RUNYAN: Yeah. I didn't know if if Tim or Hal were there. This is Ed Runyan, for Barco, NV. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. VOJIN OKLOBDZIJA, having been duly sworn, was examined and testified as follows:oOo THE VIDEOGRAPHER: You may proceed. MR. MAR: Kyle, I just want to get one quick thing on the beginning of the statement. I just want to lay on the record that	5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	 Q. Where did you graduate from? A. University of Belgrade in Yugoslavia, in electronics and telecommunications. Q. What was your degree? What was the degree? A. Engineer. Diploma engineer. It's a European five-year program. Q. Okay. Like A. Equivalent to master's degree here. Q. Understood. Okay. Okay. Please go ahead. A. And so 1973, I was what would be kind of assistant professor title there, until 1976, when I came to U.S. to pursue a Ph.D. here. And Q. Where where was that? A. At UCLA. Q. UCLA. A. Which I obtained in '82. Q. In which department? A. Luga in computer spinore 	
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	Properties, Elimited, and Affracense, Elimited, and for the witness as well. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. MR. MAR: One second. Ed, do you want to state your MR. RUNYAN: Yeah. I didn't know if if Tim or Hal were there. This is Ed Runyan, for Barco, NV. THE VIDEOGRAPHER: Will the court reporter please swear in the witness. VOJIN OKLOBDZIJA, having been duly sworn, was examined and testified as follows:OOo THE VIDEOGRAPHER: You may proceed. MR. MAR: Kyle, I just want to get one quick thing on the beginning of the statement. I just want to lay on the record that TPL has agreed to produce its expert for an additional four hours of denosition time.	5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	 Q. Where did you graduate from? A. University of Belgrade in Yugoslavia, in electronics and telecommunications. Q. What was your degree? What was the degree? A. Engineer. Diploma engineer. It's a European five-year program. Q. Okay. Like A. Equivalent to master's degree here. Q. Understood. Okay. Okay. Please go ahead. A. And so 1973, I was what would be kind of assistant professor title there, until 1976, when I came to U.S. to pursue a Ph.D. here. And Q. Where where was that? A. At UCLA. Q. UCLA. A. Which I obtained in '82. Q. In which department? A. I was in computer science. O. Computer science. O. Computer science. 	

3 (Pages 252 to 255)

Alderson Reporting Company 1-800-FOR-DEPO

Case5:08-cv-05398-PSG Document317-4 Filed11/09/12 Page5 of 6

Vojin Oklobdzija

Palo Alto, CA

December 22, 2010

	Page 352	Page 354			354
1	create, generate a voltage which is which is	1	A. Indirectly, I mean there is no direct		
2	controlling the frequency of the VCO.	2	control because the difference in their frequenc	y	
3	Q. So you control the voltage of the	3	or these phases' arrival generates the voltage,		
4	voltage-controlled oscillator in order to control	4	generate the pulses. It's basically there is a		
5	the oscillator in a phase lock loop, correct?	5	part of digital logic there.		
б	A. Right.	6	Those pulses are filtered to generate		
7	Q. In controlling the voltage-controlled	7	the voltage. And that voltage is applied		
8	oscillator, you're locking the frequency of such	8	voltage or current it could be a current		
9	voltage-controlled oscillator with the frequency	9	also that voltage may generate the current.		
10	of the external reference, correct?	10	That current controls the frequency of the VCC).	
11	A. Well, what phase lock loop is trying to	11	So the control of the VCO has steps.		
12	do is is trying to make a voltage-controlled	12	It's removed by steps further to that phase		
13	oscillator to run close to the frequency or	13	difference.		
14	multiple of the frequency or derivative of the	<mark>14</mark>	Q. Let me understand it.		
15	frequency of some external reference. It's trying	<mark>15</mark>	So you're saying the voltage-controlled		
16	to steer the voltage-controlled oscillator to run	<mark>16</mark>	oscillator is actually controlled by current as		
17	idea in the lock step. That is why the "phase	17	opposed to voltage?		
18	lock loop" term comes, to lock them in phase,	18	A. It could be, I said. You know, it could		
19	ideally. But it doesn't happen.	19	be controlled by voltage or current.		
20	Q. What do you mean, that it doesn't	20	Q. If it is controlled by current, wouldn't		
21	happen?	21	you call it a current-controlled oscillator		
22	A. Because there is always a chasing around	22	instead of a voltage-controlled oscillator?		
23	between phase lock loop signal or external	23	A. No. This is where I said it's indirect,		
24 25	they never run in a last All right	24	it's not directly. It is because that current is		
25	they never run in a lock. All right.	25	a consequence of the voltage. So there's a		
	Page 353			Page	355
1	So and this is the base for the phase	1	voltage that controls the current. The current		
2	lock loop, is to generate that voltage, which is	2	affects the affects the frequency, so and		
3	based on the error, on the difference, in order to	3	that voltage also is a product of a filter. So		
4	steer the VCO toward the reference. So and	4	and what comes into the filter is not the voltage	•	
5	that's the whole purpose of the phase lock loop.	5	They are pulses, basically.		
6	Q. So the VCO receives control signals in	6	Q. So the current that controls the		
7	order to be steered towards the reference clock,	7	voltage-controlled oscillator will directly		
8	correct?	8	control the oscillator?		
9	A. Well, the VCO is is controlled, but	9	A. No. It it does affect the frequency.		
10 11	not directly, by the voltage, which is		Q. What directly controls the		
	generated which is and that voltage, which		Voltage-controlled oscillator?		
⊥∠ 1 2	is derived from the phase difference between that	12	A. The frequency of the voltage-controlled	0.00	
1 /	Ω So the voltage controlled oscillator is	11	them temperature and voltage	ong	
15	controlled by the voltage generated by the	15	O So temperature and voltage directly		
16	difference between the frequency of the external	16	Q. So temperature and voltage directly control the voltage controlled oscillator?		
17	reference and the frequency of the	17	A I wouldn't say directly. They they		
18	voltage-controlled oscillator correct?	18	are parameters that affect the behavior of the		
19	A. Let me rephrase it.	19	VCO.		
20	I mean, it's not directly controlled.	20	O. Are there any factors directly control		
21	The VCO the voltage that controls VCO is	21	the voltage-controlled oscillator in a phase lock		
22	derived. So indirectly comes from the difference	22	loop?		
23	between the frequency of the VCO and derivative of	23	A. I would not I would not single out.		
24	some external reference.	24	you know, one single factor since there are		
25	Q. What do you mean by "indirectly"?	25	several factors. So the frequency of the VCO		

28 (Pages 352 to 355)

Alderson Reporting Company 1-800-FOR-DEPO Case5:08-cv-05398-PSG Document317-4 Filed11/09/12 Page6 of 6

Vojin Oklobdzija

December 22, 2010

Palo Alto, CA

	Page 392		Page 394
1 and t 2 syncl 3 and t 4 5 nothi 6 7 8 9 Volu 10 Dr. V 11 are o 12 13 14 15 16 17 18 19 20 21 22 23 24 25	the I/O interface are clocked. They're chronous systems. CPU is a synchronous system, the I/O is synchronous system. MR. CHEN: Okay. I guess I have no ing further. THE WITNESS: Thank you very much. MR. CHEN: Thank you. THE VIDEOGRAPHER: This marks the end of ume II, Disk 2, and concludes the deposition of Vojin Oklobdzija. The time is 4:02 p.m. We off the record. (Whereupon, the deposition concluded at 4:02 p.m.) oOo	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	CERTIFICATE OF REPORTER I, KATHLEEN A. WILKINS, RPR, CRR, CCRR, CLR, Certified Shorthand Reporter, hereby certify that the witness in the foregoing deposition was by me duly sworn to tell the truth, the whole truth and nothing but the truth in the within-entitled cause; that said deposition was taken down in shorthand by me, a disinterested person, at the time and place therein stated, and that the testimony of the said witness was thereafter reduced to typewriting, by computer, under my direction and supervision. I further certify that I am not of counsel or attorney for either or any of the parties to the said deposition, nor in any way interested in the event of this cause, and that I am not related to any of the parties thereto. DATED:, 2010
23	Page 393	23	
1 CER 2 3 3 I here 4 foreg 5 accur 6 Any 7 neces 8 paper 9 10 11 12 13 I here 14 hims 15 apper 16 2010 17 prese 18 19 20 21 22 23 24 25 25 MY	ACTIFICATE OF DEPONENT reby certify that I have read and examined the going transcript, and the same is a true and urate record of the testimony given by me. additions or corrections that I feel are essary, I will attach on a separate sheet of er to the original transcript.		

38 (Pages 392 to 394)

Alderson Reporting Company 1-800-FOR-DEPO Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page1 of 21

EXHIBIT 27

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page2 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011 Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Serial No.: Filed:	Moore (et al.) 90/009,034 March 31, 2008	Examiner: Attorney Docket: Group Art Unit:	Pokrzywa, Joseph R. 0081-011X1 3992
mergeo	d with		
Control No.: Filed:	90/009,389 January 16, 2009	Attorney Docket:	0081-011X2
merged with			
Control No.: Filed:	90/010,520 April 30, 2009	Attorney Docket:	0081-011X3

Title: High Performance, Low Cost Microprocessor Architecture

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 Customer Number: 40972

AMENDMENT IN RESPONSE TO ADVISORY ACTION IN EX PARTE REEXAMINATION PROCEEDINGS

In response to the Advisory Action dated **December 16, 2010**, please amend the above identified application as follows.

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page3 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

IN THE CLAIMS

Please amend the claims as follows:

1. (Curently Amended) A microprocessor system, comprising a central processing unit integrated circuit, a memory external of said central processing unit integrated circuit, a bus connecting said central processing unit integrated circuit to said memory, and means connected to said bus for fetching instructions for said central processing unit integrated circuit on said bus from said memory, said means for fetching instructions being configured and connected to fetch multiple sequential instructions from said memory in parallel and supply the multiple sequential instructions to said central processing unit integrated circuit during a single memory cycle, said bus having a width at least equal to a number of bits in each of the instructions times a number of the instructions fetched in parallel, said central processing unit integrated circuit including an arithmetic logic unit and a first push down stack connected to said arithmetic logic unit, said first push down stack including means for storing a top item connected to a first input of said arithmetic logic unit to provide the top item to the first input and means for storing a next item connected to a second input of said arithmetic logic unit to provide the next item to the second input, a remainder of said first push down stack being connected to said means for storing a next item to receive the next item from said means for storing a next item when pushed down in said push down stack, said arithmetic logic unit having an output connected to said means for storing a top item;

wherein

the microprocessor system comprises an instruction register configured to store the multiple sequential instructions and from which instructions are accessed and decoded; and wherein

the means for fetching instructions being configured and connected to fetch multiple sequential instructions from said memory in parallel and supply the multiple sequential instructions to the central processing unit integrated circuit during a single memory cycle comprises supplying the multiple sequential instructions in parallel to said instruction register during the same memory cycle in which the multiple sequential instructions are fetched.

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page4 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

2. (Original) The microprocessor system of claim 1 additionally comprising means connected to said means for fetching multiple instructions for determining by decoding the multiple instructions if multiple instructions fetched by said means for fetching multiple instructions require a memory access, said means for fetching multiple instructions fetching additional multiple instructions if decoding the multiple instructions shows that the multiple instructions do not require a memory access.

3. (Original) The microprocessor system of claim 2 in which the decoding determines if the multiple instructions do not require a memory access by a state of a bit of each of the multiple instructions.

4. (Original) The microprocessor system of claim 3 in which the bit is a most significant bit of the multiple instructions.

5. (Currently Amended) The microprocessor system of claim 1[additionally comprising an] wherein said instruction register for the multiple instructions is connected to said means for fetching instructions, means connected to said instruction register for supplying the multiple instructions in succession from said instruction register, a counter connected to control said means for supplying the multiple instructions to supply the multiple instructions in succession, means for decoding the multiple instructions connected to receive the multiple instructions in succession from the means for supplying the multiple instructions, said counter being connected to said means for decoding to receive incrementing and reset control signals from said means for decoding, said means for decoding being configured to supply the reset control signal to said counter and to supply a control signal to said means for fetching instructions in response to a SKIP instruction in the multiple instructions.

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page5 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

6. (Original) The microprocessor system of claim 5 additionally comprising a loop counter connected to receive a decrement control signal from said means for decoding, said means for decoding being configured to supply the reset control signal to said counter and the decrement control signal to said loop counter in response to a MICROLOOP instruction in the multiple instructions to provide a microloop within the multiple instructions in said instruction register for a number of repetitions controlled by said loop counter.

7. (Currently Amended) The microprocessor system of claim 1[additionally comprising an] wherein said instruction register for the multiple instructions and a variable width operand to be used with one of the multiple instructions is connected to said means for fetching instructions, means connected to said instruction register for supplying the multiple instructions in succession from said instruction register, a counter connected to control said means for supplying the multiple instructions to supply the multiple instructions in succession,

means for decoding the multiple instructions connected to receive the multiple instructions in succession from the means for supplying the multiple instructions, said counter being connected to said means for decoding to receive incrementing and reset control signals from said means for decoding, said means for decoding being configured to control said counter in response to an instruction utilizing the variable width operand stored in said instruction register, and means connected to said counter to select the variable width operand for use with the instruction utilizing the variable width operand in response to said counter.

8. (Canceled)

9. (Canceled)

10. (Currently Amended) The microprocessor system of claim [9]_62 additionally comprising a second push down stack, said means for storing a top item being connected to provide an input to said second push down stack and a control means connected between said means for storing a top item and said second push down stack for controlling provision of the input to said second push down stack.

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page6 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

11. (Original) The microprocessor system of claim 10 in which said second push down stack is additionally configured as a register file and said means for storing a top item and said second push down stack additionally configured as the register file are bidirectionally connected.

12. (Original) The microprocessor system of claim 11 additionally comprising means connected to said means for fetching multiple instructions for determining by decoding the multiple instructions if multiple instructions fetched by said means for fetching multiple instructions require a memory access, said means for fetching multiple instructions fetching additional multiple instructions if decoding the multiple instructions shows that the multiple instructions do not require a memory access.

13. (Currently Amended) The microprocessor system of claim 12 [additionally comprising an] wherein the instruction register for the multiple instructions is connected to said means for fetching instructions, means connected to said instruction register for supplying the multiple instructions in succession from said instruction register, a counter connected to control said means for supplying the multiple instructions to supply the multiple instructions in succession, means for decoding the multiple instructions connected to receive the multiple instructions in succession from the means for supplying the multiple instructions, said counter being connected to said means for decoding to receive incrementing and reset control signals from said means for decoding, said means for decoding being configured to supply the reset control signal to said counter and to supply a control signal to said means for fetching instructions in the multiple instructions.

14. (Original) The microprocessor system of claim 13 additionally comprising a loop counter connected to receive a decrement control signal from said means for decoding, said means for decoding being configured to supply the reset control signal to said counter and the decrement control signal to said loop counter in response to a MICROLOOP instruction in the multiple instructions within the multiple instructions in said instruction register for a number of repetitions controlled by said loop counter.

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page7 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

15. (Original) The microprocessor system of claim 13 in which said means for decoding is configured to control said counter in response to one of the multiple instructions utilizing a variable width operand stored in said instruction register with the multiple instructions, said microprocessor system additionally comprising means connected to said counter to select the variable width operand for use with the instruction utilizing the variable width operand in response to a state of said counter resulting from control of said counter by said means for decoding.

16. (Original) The microprocessor system of claim 12 in which the decoding determines if the multiple instructions do not require a memory access by a state of a bit of each of the multiple instructions.

17. (Original) The microprocessor system of claim 16 in which the bit is a most significant bit of the multiple instructions.

18. (Currently Amended) The microprocessor system of claim [9] 62additionally comprising a programmable read only memory containing instructions connected to said bus, means connected to said bus for fetching instructions for said central processing unit on said bus, said means for fetching instructions including means for assembling a plurality of instructions from said programmable read only memory, storing the plurality of instructions in said dynamic random access memory and subsequently supplying the plurality of instructions from said dynamic random access memory to said central processing unit on said bus.

19. (Currently Amended) The microprocessor system of claim [9] 62additionally comprising a direct memory access processing unit having the capacity to request and execute instructions, said bus connecting said direct memory access processing unit to said dynamic random access memory, said dynamic random access memory containing instructions for said central processing unit and said direct memory access processing unit, said direct memory access proces

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

unit on said bus and for fetching instructions for said direct memory access processing unit on said bus.

20. (Original) The microprocessor system of claim 19 additionally comprising a variable speed system clock connected to said central processing unit and a fixed speed system clock connected to control said means for fetching instructions for said central processing unit and for fetching instructions for said direct memory access processing unit.

21. (Original) The microprocessor system of claim 9 in which said microprocessor system is configured to provide different memory access timing for different storing capacity sizes of said dynamic random access memory by including a sensing circuit and a driver circuit, and an output enable line connected between said dynamic random access memory, said sensing circuit and said driver circuit, said sensing circuit being configured to provide a ready signal when said output enable line reaches a predetermined electrical level after a memory read operation as a function of different capacitance on said bus as a result of the different storing capacity sizes of said dynamic random access memory, said microprocessor system being configured so that said driver circuit provides an enabling signal on said output enable line responsive to the ready signal.

22. (Original) The microprocessor system of claim 21 in which the predetermined electrical level is a predetermined voltage.

23. (Original) The microprocessor system of claim 9 in which said microprocessor system is configured to operate at a variable clock speed; said microprocessor system additionally comprising a ring counter variable speed system clock connected to said central processing unit, said central processing unit and said ring counter variable speed system clock being provided in a single integrated circuit, said ring counter variable speed system clock being configured to provide different clock speed to said central processing unit as a result of transistor propagation delays, depending on at least one of temperature of said single integrated circuit, voltage and microprocessor fabrication process for said single integrated circuit.

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page9 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

24. (Original) The microprocessor system of claim 23 additionally comprising an input/output interface connected between said microprocessor system and an external memory bus to exchange coupling control signals, addresses and data between said central processing unit and said input/output interface, and a second clock independent of said ring counter variable speed system clock connected t said input/output interface to provide clock signals for operation of said input/output interface asynchronously from said central processing unit.

25. (Original) The microprocessor system of claim 24 in which said second clock is a fixed frequency clock.

26. (Original) The microprocessor system of claim 9 in which said first push down stack has a first plurality of stack registers having stack memory elements configured as latches, a second plurality of stack registers having stack memory elements configured as a random access memory, said first and second plurality of stack registers and said central processing unit being provided in a single integrated circuit with a top one of said second plurality of stack registers being connected to said a bottom one of said first plurality of stack registers, and a third plurality of stack registers having stack memory elements configured as a random access memory esternal to said single integrated circuit, with a top one of said third plurality of stack registers being connected to a bottom one of said second plurality of stack registers, said microprocessor system being configured to operate said first, second and third plurality of stack registers hierarchically as interconnected stacks.

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page10 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

27. (Original) The microprocessor system of claim 26 additionally comprising a first pointer connected to said first plurality of stack registers, a second pointer connected to said second plurality of stack registers, and a third pointer connected to said third plurality of stack registers, said microprocessor system being configured to operate said first, second and third plurality of stack registers hierarchically as interconnected stacks by having said central processing unit being connected to pop items from said first plurality of stack registers, said first stack pointer being connected to said second stack pointer to pop a first plurality of items from said second plurality of stack registers when said first plurality of stack registers are empty from successive pop operations by said central processing unit, said second stack pointer being connected to said second plurality of items from said first plurality of items from successive pop operations by said central processing unit, said second stack pointer being connected to pop a second plurality of items from said third plurality of stack registers when said second plurality of items from successive pop operations by said central processing unit, said second stack pointer being connected to said second plurality of stack registers are empty from successive pop operations by said central processing unit, said second stack pointer being connected to said second plurality of stack registers are empty from successive pop operations by said central processing unit.

28. (Original) The microprocessor system of claim 9 additionally comprising a first register connected to supply a first input to said arithmetic logic unit, a first shifter connected between an output of said arithmetic logic unit and said first register, a second register connected to receive a starting polynomial value, an output of said second register being connected to a second shifter, a least significant bit of said second register being connected to said arithmetic logic unit, a third register connected to supply feedback terms of a polynomial to said arithmetic logic unit, a down counter, for counting down a number corresponding to digits of a polynomial to be generated, connected to said arithmetic logic unit, said arithmetic logic unit being responsive to a polynomial instruction to carry out an exclusive OR of the contents of said first register is a "ONE" and to pass the contents of said first register unaltered if the least significant bit of said second register is a "ZERO" until said down counter completes a count, the polynomial to be generated resulting in said first register.

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page11 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

29. (Original) The microprocessor system of claim 28 in which said first register is a result register, said first shifter is a left shifting shifter, said second register is a multiplier register connected to receive a multiplier in bit reversed form, said second shifter is a right shifting shifter, said third register is connected to supply a multiplicand to said arithmetic logic unit, said down counter is configured for counting down a number corresponding to one less than the number of digits of the multiplier, said arithmetic logic unit being responsive to a multiply instruction to add the contents of said result register with the contents of said third register, if the least significant bit of said second register is a "ONE" and to pass the contents of said first register unaltered if the least significant bit of said second register is a "ZERO" until said down counter completes a count, the product resulting in said first register.

30. (Previously Presented) <u>The microprocessor system of claim 1 wherein said central</u> processing unit integrated circuit includes a prefetch circuit configured to request a fetch of a <u>next set of multiple sequential instructions when no unexecuted instruction in the instruction</u> register requires a memory access.

31-33. (Canceled)

34. (Currently Amended) <u>The microprocessor system of claim 1 wherein said central</u> processing unit integrated circuit is configured to access an operand located in a first instruction location of the instruction register in response to an instruction of the multiple sequential instructions in a second instruction location of the instruction register distinct from the first instruction location.

35. (Previously Presented) <u>The microprocessor system of claim 34 wherein said central</u> processing unit integrated circuit is configured to access the operand in response to an op-code of the instruction in the second instruction location.

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page12 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011 Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

36. (Currently Amended) <u>The microprocessor system of claim 1 wherein the instruction</u> register is configured to store the multiple sequential instructions in corresponding instruction locations including a particular location for storing an instruction to be executed, the central processing unit integrated circuit being configured to respond to content of an instruction of the multiple sequential instructions by accessing the particular location of the instruction register.

37. (Previously Presented) <u>The microprocessor system of claim 36 wherein the central</u> processing unit integrated circuit is configured to respond to content of the instruction of the <u>multiple sequential instructions by accessing the particular location of the instruction register</u> after the means for fetching fetches next multiple sequential instructions.

38. (Previously Presented) <u>The microprocessor system of claim 36 wherein the central</u> processing unit integrated circuit is configured to respond to content of the instruction of the <u>multiple sequential instructions by accessing the first-execution location of the instruction</u> register without the fetching means fetching next multiple sequential instructions.

39. (Previously Presented) The microprocessor system of claim 36 wherein the content is an op-code.

40. (Previously Presented) <u>The microprocessor system of claim 1 wherein the multiple</u> <u>sequential instructions comprise a first plurality of sequential instructions arranged from</u> <u>beginning to ending positions of the first plurality of sequential instructions, the central</u> <u>processing unit integrated circuit being configured to respond to content of a first instruction of</u> <u>the first plurality of sequential instructions stored in said instruction register by accessing a</u> <u>second instruction in a second plurality of sequential instructions, the second instruction being to</u> <u>ending positions of the second plurality of sequential instructions, the second instruction being in</u> <u>the beginning position of the second plurality of sequential instructions.</u>

41. (Previously Presented) <u>The microprocessor system of claim 40 wherein the second</u> plurality of sequential instructions is distinct from the first plurality of sequential instructions.

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page13 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

42. (Previously Presented) <u>The microprocessor system of claim 40 wherein the second</u> plurality of sequential instructions is the first plurality of sequential instructions and the first instruction is disposed in a position other than the beginning position of the first plurality of instructions.

43. (Previously Presented) The microprocessor system of claim 40 wherein the content is an op-code.

44. (Currently Amended) The microprocessor system of claim 1 wherein the instruction register has a plurality of instruction locations for storing the multiple sequential instructions according to an order, the plurality of instruction locations including a first location to be accessed before any other of the plurality of instruction locations, the central processing unit integrated circuit further including means for accessing a next instruction out of the order, the next instruction being located at the first location.

45. (Currently Amended) The microprocessor system of claim 1 wherein the instruction register has a plurality of instruction locations for storing the multiple sequential instructions, the plurality of instruction locations including a first location to be accessed before any other of the plurality of instruction locations, the central processing unit integrated circuit further including means, responsive to content of an instruction of the multiple sequential instructions in a location other than the first location, for accessing a next instruction at the first location.

46. (Previously Presented) <u>The microprocessor system of claim 1wherein said central</u> processing unit integrated circuit includes a program counter comprising address bits, said fetching means configured to locate the multiple sequential instructions using the address bits from the program counter.

47. (Previously Presented)<u>The microprocessor system of claim 46 wherein the address</u> bits are a most significant bit portion from the program counter.

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page14 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

48. (Previously Presented) <u>The microprocessor system of claim 47 wherein the central</u> processing unit integrated circuit is configured to increment the address bits of the program <u>counter after said means for fetching multiple sequential instructions fetches the multiple</u> <u>sequential instructions.</u>

49. (Currently Amended) <u>The microprocessor system of claim 47 wherein the most</u> significant bit portion is 30 of 32 bits of the program counter.

50. (Currently Amended) The microprocessor system of claim 47 wherein the instruction register has a plurality of instruction locations for storing the multiple sequential instructions, and multiplexer means connected to said instruction register for selectively supplying multiple instructions from said instruction register.

51. (Previously Presented) The microprocessor system of claim 47 wherein the multiple sequential instructions comprise a first plurality of sequential instructions, the central processing unit integrated circuit being configured to respond to content of a first instruction of the first plurality of sequential instructions by accessing a second plurality of sequential instructions using an address specified by the address bits.

52. (Previously Presented) The microprocessor system of claim 51 wherein the second plurality of sequential instructions is distinct from the first plurality of sequential instructions.

53. (Previously Presented) The microprocessor system of claim 51 wherein the content is an op-code.

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page15 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

54. (Currently Amended) The microprocessor system of claim 47 wherein the instruction register has a plurality of instruction locations ordered from a beginning instruction location to an ending instruction location, wherein the central processing unit integrated circuit is configured to respond to content in an instruction location other than the beginning instruction location by accessing the beginning instruction location.

55. (Previously Presented) The microprocessor system of claim 1 in which said microprocessor system is configured to provide different memory access timing for different storing capacity sizes of said external memory by including a sensing circuit and a driver circuit, and an output enable line connected between said external access memory, said sensing circuit and said driver circuit, said sensing circuit being configured to provide a ready signal when said output enable line reaches a predetermined electrical level after a memory read operation as a function of different capacitance on said bus as a result of the different storing capacity sizes of said external memory, said microprocessor system being configured so that said driver circuit provides an enabling signal on said output enable line responsive to the ready signal.

56. (Previously Presented) <u>The microprocessor system of claim 55 in which the</u> predetermined electrical level is a predetermined voltage.

57. (Previously Presented) <u>The microprocessor system of claim 1 in which said</u> <u>microprocessor system is configured to operate at a variable clock speed; said microprocessor</u> <u>system additionally comprising a ring counter variable speed system clock connected to said</u> <u>central processing unit integrated circuit, said central processing unit integrated circuit and said</u> <u>ring counter variable speed system clock being provided in a single integrated circuit, said ring</u> <u>counter variable speed system clock being configured to provide different clock speed to said</u> <u>central processing unit integrated circuit as a result of transistor propagation delays, depending</u> <u>on at least one of temperature of said single integrated circuit, voltage and microprocessor</u> <u>fabrication process for said single integrated circuit.</u>
Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page16 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

58. (Previously Presented) <u>The microprocessor system of claim 57 additionally</u> comprising an input/output interface connected between said microprocessor system and an external memory bus to exchange coupling control signals, addresses and data between said central processing unit integrated circuit and said input/output interface, and a second clock independent of said ring counter variable speed system clock connected to said input/output interface to provide clock signals for operation of said input/output interface asynchronously from said central processing unit.

59. (Previously Presented) <u>The microprocessor system of claim 58 in which said second</u> <u>clock is a fixed frequency clock.</u>

60. (Previously Presented) <u>The microprocessor system of claim 1 in which said first push</u> down stack has a first plurality of stack registers having stack memory elements configured as latches, a second plurality of stack registers having stack memory elements configured as a random access memory, said first and second plurality of stack registers and said central processing unit integrated circuit being provided in a single integrated circuit with a top one of said second plurality of stack registers being connected to said a bottom one of said first plurality of stack registers, and a third plurality of stack registers having stack memory elements configured as a random access memory external to said single integrated circuit, with a top one of said third plurality of stack registers being connected to a bottom one of said second plurality of stack registers, said microprocessor system being configured to operate said first, second and third plurality of stack registers hierarchically as interconnected stacks.

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page17 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

61. (Previously Presented) <u>The microprocessor system of claim 60 additionally</u> comprising a first pointer connected to said first plurality of stack registers, a second pointer connected to said second plurality of stack registers, and a third pointer connected to said third plurality of stack registers, said microprocessor system being configured to operate said first, second and third plurality of stack registers hierarchically as interconnected stacks by having said central processing unit integrated circuit being connected to pop items from said first plurality of stack registers, said first stack pointer being connected to said second stack pointer to pop a first plurality of items from said second plurality of stack registers when said first plurality of stack registers are empty from successive pop operations by said central processing unit, said second stack pointer being connected to said second plurality of items from said third plurality of stack registers when said second plurality of stack registers are empty from successive pop operations by said central processing unit, said second stack pointer being connected to said second plurality of stack registers are empty from successive pop operations by said central processing unit, said

62. (New) The microprocessor system of claim 9 wherein

the microprocessor system comprises an instruction register configured to store the multiple sequential instructions and from which instructions are accessed and decoded; and wherein

the means for fetching instructions being configured and connected to fetch multiple sequential instructions from said memory in parallel and supply the multiple sequential instructions to the central processing unit during a single memory cycle comprises supplying the multiple sequential instructions in parallel to said instruction register during the same memory cycle in which the multiple sequential instructions are fetched.

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page18 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011

By: /Larry E. Henneman, Jr./

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

REMARKS

These remarks are in response to the Advisory Action dated December 16, 2010, which has a shortened statutory period for response set to expire January 28, 2010. No extension of time is required.

Claims 1-61 are pending in the above-identified reexamination proceeding. Claims 1-27 and 30-61 are subject to reexamination. Original claims 28-29 are not subject to reexamination. Claims 5-7, 13-15, 21-27, 34-39, 44, 45, and 54-61 were confirmed patentable. Claims 1-4, 8-12, 16-20, 30, 40-43, and 46-53 stand finally rejected. Proposed claims 62, depending from claim 1, and claim 63, depending from claim 9, are indicated to contain patentable subject matter. Claim 1 has been amended to incorporate the limitations of proposed claim 62. (Claim 1 had previously been amended to add "integrated circuit" after the second occurrence of "central processing unit" to correct an antecedent basis problem.) Proposed claim 63 is added as new claim 62. Claims 8, 9 and 31-33 are canceled.

The Advisory Action indicates that new claims 62 and 63 contain patentable subject matter and would be allowable if submitted with an appropriate amendment canceling the non-allowed claims. This amendment incorporates the limitations of indicated allowable claim 62 into claim 1. Indicated allowable claim 63 is renumbered as new claim 62. Independent claims 8 and 9 are cancelled. Claims 31-33 are also cancelled. Therefore, only claims including indicated allowable subject matter remain.

In his reasons for indicating the allowability of claims 62 and 63 the examiner stated:

Regarding *claims 62 and 63*, in the examiner's opinion, it would not have been obvious to one of ordinary skill in the art to have the system as claimed, further include the features of "supplying the multiple sequential instructions in parallel to said

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page19 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on ______January 25, 2011

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

instruction register during the same memory cycle the multiple instructions fetched". <u>This limitation is seen to clarify the</u> <u>function of the current invention</u>, ..." (emphasis added)

Patent owners' appreciate the examiner's remarks in this regard. The patent owners have consistently contended that a proper construction of the corresponding language of claims 1 and 9 is what is now expressly recited in proposed claims 62 and 63 (with the understanding that the "instruction register" is among the "corresponding structure" with respect to the means for fetching instructions). The examiner has consistently pointed out that he is obligated to construe the claims using the "broadest reasonable interpretation" standard and that using such a standard the claims could be construed so as to not be limited to this construction. Whether an amendment clarifies claim construction or modifies the scope of the claim is important in determining whether amended reexamined claims have retroactive effect under 35 USC §252. As amended, the scope of the claims under the Office's "broadest reasonable interpretation" standard now corresponds to the scope of the original issued claims as they would be properly construed outside of the Office after prosecution has been closed. Patent owners' appreciate the examiner's stated opinion that the amendment is clarifying in nature.

The amendment of claim 1 to include the indicated patentable subject matter renders all claims depending from claim 1 patentable for at least the same reasons as claim 1. Similarly, patent owners have amended all finally rejected claims that previously depended from claim 9 to depend from new claim 62 (previously claim 63), which is also indicated to be patentable. Those claims are now patentable for at least the same reasons as claim 62. Therefore, all claims subject to reexamination should be confirmable or deemed patentable.

In further detail:

Finally rejected claims 2-4, 30, 40-43 and 46-54 depend, either directly or indirectly, from claim 1. Claim 1 has been amended to include the allowable subject matter of proposed claim 62. Claims 2-4, 30, 40-43 and 46-54 are, therefore, now allowable.

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on January 25, 2011

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

By: /Larry E. Henneman, Jr./

Finally rejected claims 10-12, 16-18 and 19 were dependent upon canceled claim 9. These claims are currently amended to depend from indicated allowable claim 62 (previously claim 63). Claims 10-12, 16-18 and 19 are, therefore, now allowable.

Claims 5, 7, 34, 36, 44, 45, 50 and 54 depend from claim 1. They are currently amended to reflect the addition of the instruction register to claim 1.

Claim 13 now depends from claim 62. It is similarly amended to reflect the introduction of the instruction register in new claim 62.

Claim 49 is amended to recite "microprocessor system" to be consistent with the other claims.

Claims 2-4, 6, 11,12, 14-17, 20-29, 35, 37-43, 46-48, 51-53, and 55-61 are not presently amended.

All claims 1-62, save for the canceled claims 8, 9 and 31-33, are either confirmed, deemed patentable, depend from a claim that was confirmed or deemed patentable, or are not subject to re-examination.

For the foregoing reasons, Patent Owners believe all non cancelled claims subject to reexamination should be confirmed as patentable. Should the Examiner undertake any action other than confirmation of all pending claims, or if the Examiner has any questions or suggestions for expediting the prosecution of this reexamination proceeding, the Examiner is requested to contact Patent Owners' attorney at (269) 279-8820.

Case5:08-cv-05398-PSG Document317-5 Filed11/09/12 Page21 of 21

I hereby certify that this correspondence is being filed via EFS-Web with the United States Patent and Trademark Office on _______January 25, 2011

By: /Larry E. Henneman, Jr./

Attorney Docket No.:0081-011X1Merged with:0081-011X2Merged with:0081-011X3

Respectfully submitted,

January 25, 2011

/Larry E. Henneman, Jr./

Date:_____

Larry E. Henneman, Jr., Reg. No. 41,063 Attorney for Patent Owners(s) Henneman & Associates, PLC 70 N. Main St. Three Rivers, MI 49093

CERTIFICATE OF MAILING (37 CFR 1.8(A))

I hereby certify that this paper (along with any referred to as being attached or enclosed) is being deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to: MS Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

January 25, 2011

Date:_

/Larry E. Henneman, Jr./

Larry E. Henneman, Jr.

Case5:08-cv-05398-PSG Document317-6 Filed11/09/12 Page1 of 11

EXHIBIT 28

Case5:08-cv-05398-PSG Document317



Rage2 of 11 UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office

Ø

Address : COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

07/389,334 08/03/89 MOORE .	C ENG, D	A50412WEH
	ENG, D	
	ENG, D	AMINER
FLEMR, HOHBACH, TEST,		
ALBRITTON & HERBERT	ART UNIT	PAPER NUMBER
FOUR EMBARCADERO CENTER	2315	8
SAN PRANDISCU, CH FAIII '	TE MAILED:	12/31/92
This is a communication from the examiner in charge of your application. COMMISSIONER OF PATENTS AND TRADEMARKS		
This application has been examined Responsive to communication filed on	<i>t/92</i> 01	This action is made final.
A shortened statutory period for response to this action is set to expire3 month(s),	35 U.S.C. 133	from the date of this letter.
Part I THE FOLLOWING ATTACHMENT(S) ARE PART OF THIS ACTION:		
1. A Notice of References Cited by Examiner, PTO-892. 2. O Notice re Pater	nt Drawing, PTO-94	48.
3. Information on How to Effect Drawing Changes, PTO-1474. 4. INotice of information	nal Patent Applica	tion, Form PTO-152.
Part II SUMMARY OF ACTION		
1. \$ ciaims 1, 3, 6-13, 16-30 and 32-7	<u>0</u> an	e pending in the application.
Of the above, claims 1, 12 - 13, 16 - 25, and 48	- > 0 are with	ndrawn from consideration.
2 De Claims 2, 4, 5, 14, 15 and 31	h	ave been cancelled
3. Ciaims		re ellowed
4 (A Claims 3, 6-11, 26-30, 32 - 47)	d	
5. Claims	u	re objected to
6. Claims are subj	lect to restriction c	relection requirement
7. This application has been filed with informal drawings under 37 C.F.R. 1.85 which are accept	ptable for examina	ation purposes.
8. Formal drawings are required in response to this Office action.		
9. The corrected or substitute drawings have been received on	. Under 37 C.F.R. D-948).	1.84 these drawings
10. The proposed additional or substitute sheet(s) of drawings, filed on has examiner. I disapproved by the examiner (see explanation).	s (have) been 🔲	approved by the
11. The proposed drawing correction, filed on, has been approved.	disapproved	(800 explanation).
12. Acknowledgment is made of the claim for priority under U.S.C. 119. The certified copy has	been received	d 🔲 not been received
been filed in parent application, serial no; filed on;		· · · · · · · · · · · · · · · · · · ·
13. Since this application appears to be in condition for allowance except for formal matters, pr accordance with the practice under Ex parte Quayle, 1935 C.D. 11; 453 O.G. 213.	rosecution as to th	e merits is closed in
14. 🗆 Other		
PTOL-326 (Rev. 9-89)		

-2-

Serial No. 389334 Art Unit 2315

15. In the communication filed on October 2, 1992, applicants elect Group II with traverse. The claims are properly restricted for the reasons set forth in the last office action. 16. In the communication, applicants stated that claim 26 serves as a linking claim and that a complete examination of claim 26 will require consideration of the art for both groups. The examiner disagrees. In considering restriction, the claims are assumed to be patentable (MPEP 806.05 (a)). The art for Group I and II is separately claimed in claim 1 and 3. In other words, each of the Group I and II does not rely on the other for patentability. In examining claim 26, it does not require to consider the detail claimed in claim 2 which is in Group I. In examining claim 13, it does not require to consider all the details claimed in claim 36. In examining claim 16, it does not require to consider all the details claimed in claim 39. In examining claim 41, it does not require to consider all the details claimed in 21. In examining claim 2, it does not require to consider all the detail claimed in claim 6. In examining claim 24, it does not require to consider all the details claimed in claim 46. In examining claim 3, it does not require to consider the detail in claim 59-62.

17. In conclusion, the independent claims which respectively and solely claim the subject matter in a group is evidence that they do not rely on the detail claimed in the combination claims (one

of the dependent claims in the set of independent claim 26) for patentability. The restriction therefore is proper. The remark in line 11-13 of page 2 of the October 2 18. communication is not understood. Claim 22 is neither in Group II nor Group X.

19. Claim 12 is inadvertently omitted in the last office action. The error is regretted. Claim 12 should be in from J. 20. Claims 6, 10, 11, 26-30 and 31-37 are rejected under 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

21. With respect to claim 6, the components (means for storing a top item, means for storing a next item and the at least one stack register) of the first push down stack as recited do not appear to render the push down stack to operate as a stack. Note mpulled that a stack is such that an items propagates from one end of the stack to another via the stages in the stack. The stack as recited in the claim does not do that. Further, the claim fails to recite how the components of the stack are interconnected so as to form a stack having stages between the input and the output of the stack. The second push down stack has similar defects. Register file is not a stack.

22. Claim 6 further fails to recite how each of the means as recited functionally coacts with each other so as to achieve any

-3-

meaningful function or improvement. Although each of the means are recited to be interconnected, no meaningful coact is seen. For example, the means for storing top item of the first stack which is for providing a top item to ALU is recited for providing the same to another stack. The second stack as recited has nothing to do with arithmetic operation. It is not seen why it should receive a top item as the ALU. More example, the second stack is recited to be connected to the means for storing top item bidirectionally. However, the means for storing top item has not been recited for receiving anything from the second stack. It appears to the examiner that they should not be bidirectionally connected and controlled because the means for storing top item is part of another stack and it should receive items from the next stage of its own stack and not from another stack (the second stack).

23. Other claims (claims 27-29 and 37-38, for example) which recite stack have similar defects as claim 6.

24. In claims 10 and 33, it is not clear what is meant by "to provide a microloop in said instruction register". Note that an IR is commonly for storing instruction. Further, it is not seen how the supplying of control/reset signals to counters would provide a microloop in an instruction register.

25. Function of the counter as recited in claims 11 and 34 is not clear. It is not seen how the counter which is recited for

-4-

controlling supply of instructions can select variable width operand. Further, claims 11 fails to recite where the variables width operand is stored.

-5-

26. In claim 26, function of the multiplexing means is not clear. A multiplexer which is commonly for multiplexing is recited to provide different types of data on a bus. Where do the row addresses, column addresses and data come from and go to? 27. In claim 35, function of the means for fetching is not clear. A fetching means which is commonly for fetching is erroneously recited for assembly and storing instructions. 28. In claim 39, it is not clear what is meant by "different memory access timing for different sizes of DRAM". Is it referring to different storing capacity sizes, to different amount of instructions accessed at a time or to different physical sizes? Further with respect to claim 39, it is not seen how the sensing circuit and the driver circuit as recited can render the microprocessor to provide different sizes of DRAM. 29. Claim 41 is not understood. It is not clear what is meant by "ring counter -- to provide different clock speed -- depending on at least one of temperature, voltage and microprocessor fabrication process -- ". How does the clock response to the temperature, voltage and microprocessor fabrication process? 30. In claim 42, what is meant by "I/O interface -- to exchange -- signals -- with said I/O interface --"? What is

Page7 of 11

-6-

Serial No. 389334 Art Unit 2315

connected to the I/O interface and exchange with who? Claim 42 further fails to recite how the clock and the I/O interface functionally coact with each other so as to perform any meaningful operation.

31. Claims 44 and 45 fail to recite function of each of the elements recited therein and how they are functionally coact with each other such that desired result can be achieved.

32. Claims 37-38 are rejected under 35 USC 112 and objected to under 37 CFR 1.75 (b) as unduly multiplied.

33. Claims 37-38 are almost identical to parent claim 27-29.

34. The following is a quotation of 35 U.S.C. § 103 which forms the basis for all obviousness rejections set forth in this Office action:

A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Subject matter developed by another person, which qualifies as prior art only under subsection (f) or (g) of section 102 of this title, shall not preclude patentability under this section where the subject matter and the claimed invention were, at the time the invention was made, owned by the same person or subject to an obligation of assignment to the same person.

35. Claims 3, 6-10, 26-30 and 32-33 are rejected under 35 U.S.C. § 103 as being unpatentable over Takahira.

36. See at least Figure 2 and the corresponding description in

Page8 of 11

-7-

Serial No. 389334 Art Unit 2315

the specification of Takahira. The drawing shows a data processing system having a CPU, memory, EEPROM, RAM, ROM, clock circuit, register file, status register, index register X and Y, program counter H and L for fetching instructions, ALU, accumulator, stacks and stack pointer, instruction register, instruction decoder and a bus. With respect to claim 3, Takahira does not specify how many instructions can be fetched per memory cycle.

One of ordinary skill in the art should readily recognize that, for the same machine, more instructions can be fetched if the memory cycle is extended longer. How long a memory cycle should be is merely a matter of design choice because it is dependent on the speed of the elements used and on the engineering design.

37. With respect to claim 7, one of ordinary skill in the art should readily recognize that for the same given amount of time more instructions can be fetched if the previous instruction is not a memory instruction because it is well known that a memory instruction takes longer time to executed.

38. With respect to claim 10, looping is well known in programming art. One of ordinary skill in the art should readily recognize that the processing system of Takahira as shown in Figure 2 is capable of looping because it also has program counters. Serial No. 389334

Art Unit 2315

39. Claims 11 and 34 are rejected under 35 U.S.C. § 103 as being unpatentable over Takahira in view of Heath.

40. Takahira discloses claim combination set forth above. Takahira does not state whether his operand is of variable length. Heath shows such in lines 31 et seq. of column 5. It would have been obvious to make Takahira's operand variable length because it would be more flexible. $a = \int_{-\infty}^{\infty} \frac{1}{2} \int_{-\infty}^{\infty} \frac$

41. Claim435, is rejected under 35 U.S.C. § 103 as being unpatentable over Takahira and Heath in view of Bruinhorst.
42. Takahira and Heath disclose claim combination set forth above. Takahira does not state whether his program in PROM is transferred to RAM. Such is well known in the art as shown by Bruinhorst in lines 43 et seq. of column 15. It would have been obvious to load from PROM to RAM in Takahira as taught by Bruinhorst because it is more flexible in programming.
43. Claims 36, 37 and 38 are rejected under 35 U.S.C. § 103 as being unpatentable over Takahira, Heath, Bruinhorst further in view of Derchak.

44. Takahira, Heath and Bruinhorst disclose claim combination set forth above. Takahira does not show a DNA. DMA is well known in the art. Derchak shows such. It would have been obvious to a person of ordinary skill in the art to incorporate a DMA as taught by Derchak in Takahira because that would render Takahira's system more efficient.

-8-

Page9 of 11

45. Claims 39 and 40 are rejected under 35 U.S.C. § 103 as being unpatentable over Takahira, Heath, Bruinhorst, Derchak further in view of Kimoto.

46. Takahira does not state whether his microprocessor is capable of accessing the memory at a desired variable access time. Such is well known in the art as shown by Kimoto. It would have been obvious to a person of ordinary skill in the art to access the memory of Takahira as taught by Kimoto because the system of Takahira would run more efficiently.

47. Claims 41-45 are rejected under 35 U.S.C. § 103 as being unpatentable over Takahira, Heath, Bruinhorst, Derchak, Kimoto $M_{\rm en}/m_{\rm en}$ further in view of Kimoto.

48. Takahira does not state whether his clock is of variable clock rate. Variable rate clock is well known in the art. $M_{av}f_{av}$ $(7 \circ j \circ n)$ Kimoto shows such. It would have been obvious to a person of ordinary skill in the art to incorporate a variable speed clock in Takahira's system if the circuits require.

49. With respect to claims 42-43, Takahira shows an I/O interface 13 in Figure 2.

50. Claims 46 and 47 are allowable if the 35 USC 112, second paragraph rejection is overcome.

51. Applicant's arguments with respect to claims 3, 6-11 and 26-30 and 32-45 have been considered but are deemed to be moot in view of the new grounds of rejection.

-9-

Serial No. 389334

-10-

Art Unit 2315

. .

52. The prior art cited on July 10, 1992 has not been considered because the class and subclass information is missing.

Any inquiry concerning this communication should be directed to David Eng at telephone number (703) 308-1635.

DAVID Y. ENG PRIMARY EXAMINER ART UNIT 232

DE/kw December 29, 1992

٩

Case5:08-cv-05398-PSG Document317-7 Filed11/09/12 Page1 of 19

EXHIBIT 29

Case5:08-cv-0 PSG Document317-7 Filed11/09/12 Page2 of 19



PATENT

10183

In re application of:

CHARLES H. MOORE ET AL.

Serial No. 07/389,334

Filed: August 3, 1989

For: HIGH PERFORMANCE, LOW COST MICROPROCESSOR

Examiner: David Y. Eng

Group Art Unit: 2302

San Francisco, CA

ED STATES PATENT AND TRADEMARK OFFICE

11. 11,271993 C. JUP ZUUU

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: Commissioner of Patents and Trademarks, Washington, DC 20231 on June 30, 1993

Signed

AMENDMENT

Commissioner of Patents and Trademarks Washington, D.C. 20231

Sir:

In response to the Office Action dated December 31, 1992, please amend the above application as follows:

In the Claims:

Rewrite claims 3, 6, 7, 10, 11, 26, 27, 29, 30, 33, 34, 35, 36, 39, 41, 42, 44 and 45 as follows:

-1-

3(Twice Amended). A microprocessor system, comprising a central processing unit, a memory, a bus connecting said central processing unit to said memory, and means connected to said bus for fetching instructions for said central processing unit on said bus from said memory, said means for fetching instructions being configured and connected to fetch multiple sequential instructions <u>from said memory</u> in parallel <u>and supply the multiple sequential instructions to said central processing unit</u> during a single memory cycle.

6(Twice Amended). The microprocessor system of Claim 3 in which said central processing unit includes an arithmetic logic unit and a first push down stack connected to said arithmetic logic unit, said first push down stack further including means for storing a top item connected to a first input of said arithmetic logic unit to provide the top item to the first input, means for storing a next item connected to a second input of said arithmetic logic unit to provide the next item to the second input, [and at least one stack register connected to said means for storing a next item to receive the next item from said means for storing a next item when pushed down in said push down stack,] said arithmetic logic unit having an output connected to said means for storing a top item, a second push down stack, said means for storing a top item being connected to provide an input to said second push down stack and a control means connected between said means for storing a top item and said second push down stack for controlling provision of the input to said second push down stack, said second push down stack [comprises] additionally being configured as a register file and said means for storing a top item and said second push down stack additionally configured as the register file are bidirectionally connected.

 \mathcal{J} (Amended). The microprocessor system of Claim \mathcal{J} additionally comprising means connected to said means for fetching multiple instructions for determining <u>by decoding the multiple instructions</u> if multiple instructions fetched by said means for fetching multiple instructions require a memory access, said means for fetching multiple instructions fetching additional multiple instructions if <u>decoding</u> <u>the multiple instructions shows that</u> the multiple instructions do not require a memory access.

NANO-001US Resp. to 3rd. O.A.

Sub C

-2-

Case5:08-cv-05398-PSG Document317-7 Filed11/09/12 Page4 of 19

5.

 \mathcal{H} (Twice Amended). The microprocessor system of Claim \mathcal{P} additionally comprising a loop counter connected to receive a decrement control signal from said means for decoding, said means for decoding being configured to supply the reset control signal to said counter and the decrement control signal to said loop counter in response to a MICROLOOP instruction in the multiple instructions to provide a microloop within the multiple instructions in said instruction register for a number of repetitions controlled by said loop counter.

H(Amended). The microprocessor system of Claim 2 additionally comprising an instruction register for the multiple instructions and a variable width operand to be used with one of the multiple instructions connected to said means for fetching instructions, means connected to said instruction register for supplying the multiple instructions in succession from said instruction register, a counter connected to control said means for supplying the multiple instructions to supply the multiple instructions in succession,

means for decoding the multiple instructions connected to receive the multiple instructions in succession from the means for supplying the multiple instructions, said counter being connected to said means for decoding to receive incrementing and reset control signals from said means for decoding, said means for decoding being configured to control said counter in response to an instruction utilizing [a] the variable width operand stored in said instruction register, and means connected to said counter to select the variable width operand for use with the instruction utilizing the variable width operand in response to said counter.

Sub Ca 26(Twice Amended). A microprocessor system, comprising a central processing unit, a dynamic random access memory, a bus connecting said central processing unit to said dynamic random access memory, and multiplexing means on said bus between said central processing unit and said dynamic random access memory, said multiplexing means being) connected and configured to provide multiplexed row addresses, column addresses and data on said bus from said central

-3-

processing unit to said dynamic random access memory and to provide data from said dynamic random access memory to said central processing unit, and

means connected to said bus for fetching instructions for said central processing unit on said bus from said <u>dynamic random access</u> memory, said means for fetching instructions being configured to fetch multiple sequential instructions <u>from said dynamic random access memory</u> in parallel <u>and supply the multiple</u> <u>instructions to said central processing unit</u> during a single memory cycle.

27 (Twice Amended). The microprocessor system of Claim 26 in which said central processing unit includes an arithmetic logic unit and a first push down stack connected to said arithmetic logic unit, said first push down stack including means for storing a top item connected to a first input of said arithmetic logic unit to provide the top item to the first input, and means for storing a next item connected to a second input of said arithmetic logic unit to provide the next item to the second input, [and at least one] <u>a remainder of said first push down</u> stack [register] <u>being</u> connected to said means for storing a next item to receive the next item from said means for storing a next item when pushed down in said push down stack, said arithmetic logic unit having an output connected to said means for storing a top item.

H = 10 29 (Amended). The microprocessor system of Claim 28 in which said second push down stack [comprises] is additionally configured as a register file and said means for storing a top item and said second push down stack additionally configured as the register file are bidirectionally connected.

Amended). The microprocessor system of Claim 29 additionally comprising means connected to said means for fetching multiple instructions for determining by decoding the multiple instructions if multiple instructions fetched by said means for fetching multiple instructions require a memory access, said means for fetching multiple instructions fetching additional multiple instructions if <u>decoding</u> the multiple instructions shows that the multiple instructions do not require a memory access.

-4-

14 43 33(Amended). The microprocessor system of Claim 32 additionally comprising a loop counter connected to receive a decrement control signal from said means for decoding, said means for decoding being configured to supply the reset control signal to said counter and the decrement control signal to said loop counter in response to a MICROLOOP instruction in the multiple instructions within the multiple instructions in said instruction register for a number of repetitions controlled by said loop counter.

34(Twice Amended). The microprocessor system of Claim 33 in which said means for decoding is configured to control said counter in response to [an instruction] one of the multiple instructions inilizing a variable width operand stored in said instruction register with the multiple instructions, said microprocessor system additionally comprising means connected to said counter to select the variable width operand for use with the instruction utilizing the variable width operand in response to a state of said counter resulting from control of said counter by said means for decoding.

35(Amended). The microprocessor system of Claim 34 additionally comprising a programmable read only memory containing instructions connected to said bus, means connected to said bus for fetching instructions for said central processing unit on said bus, said means for fetching instructions including means for assembling a plurality of instructions from said programmable read only memory, [and] storing the plurality of instructions in said dynamic random access memory and subsequently supplying the plurality of instructions from said dynamic random access memory to said central processing unit on said bus.

36(Amended). The microprocessor system of Claim 35 additionally comprising a direct memory access processing unit <u>having the capacity to fetch and</u> <u>execute instructions</u>, said bus connecting said direct memory access processing unit to said dynamic random access memory, said dynamic random access memory containing instructions for said central processing unit and said direct memory access processing unit, said direct memory access processing unit including means

NANO-001US Resp. to 3rd. O.A. -5-



for fetching instructions for said central processing unit on said bus and for fetching instructions for said direct memory access processing unit on said bus.



39(Twice Amended). The microprocessor system of Claim [38] <u>36</u> in which said microprocessor system is configured to provide different memory access timing for different <u>storing capacity</u> sizes of said dynamic random access memory by including a sensing circuit and a driver circuit, and an output enable line connected between said dynamic random access memory, said sensing circuit and said driver circuit, said sensing circuit being configured to provide a ready signal when said output enable line reaches a predetermined electrical level after a memory read operation <u>as a function of different capacitance on said bus as a result of the different storing capacity sizes of said dynamic random access memory</u>, said microprocessor system being configured so that said driver circuit provides an enabling signal on said output enable line responsive to the ready signal.

41(Twice Amended). The microprocessor system of Claim 40 in which said microprocessor system is configured to operate at a variable clock speed, said microprocessor system additionally comprising a ring counter variable speed system clock connected to said central processing unit, said central processing unit and said ring counter variable speed system clock being provided in a single integrated circuit, said ring counter variable speed system clock being configured to provide different clock speed to said central processing unit as a result of transistor propagation delays, depending on at least one of temperature of said single integrated circuit, voltage and microprocessor fabrication process for said single integrated circuit.

24 42(Amended). The microprocessor system of Claim 44 additionally comprising an input/output interface connected between said microprocessor system and an external memory bus to exchange coupling control signals, addresses and data [with] between said central processing unit and said input/output interface, and a second clock independent of said ring counter variable speed system clock

Ø*',*

connected to said input/output interface to provide clock signals for operation of said input/output interface asynchronously from said central processing unit.

44(Twice Amended). The microprocessor system of Claim 43 in which said first push down stack has a first plurality of stack registers having stack memory elements configured as latches, a second plurality of stack registers having stack memory elements configured as a random access memory, said first and second plurality of stack registers and said central processing unit being provided in a single integrated circuit with a top one of said second plurality of stack registers being connected to said a bottom one of said first plurality of stack registers, and a third plurality of stack registers having stack memory elements configured as a random access memory external to said single integrated circuit, with a top one of said third plurality of stack registers being connected to a bottom one of said second plurality of stack registers, said microprocessor system being configured to operate said first, second and third plurality of stack registers hierarchically as interconnected stacks.

(Twice Amended). The microprocessor system of Claim 44 additionally comprising a first pointer connected to said first plurality of stack registers, a second pointer connected to said second plurality of stack registers, and a third pointer connected to said third plurality of stack registers, said microprocessor system being configured to operate said first, second and third plurality of stack registers hierarchically as interconnected stacks by having said central processing unit being connected to pop items from said first plurality of stack registers, said first stack pointer being connected to said second stack pointer to pop a first plurality of items from said second plurality of stack registers when said first plurality of stack registers are empty from successive pop operations by said central processing unit, said second stack pointer being connected to said third stack pointer to pop a second plurality of items from said third plurality of stack registers when said second plurality of stack registers are empty from successive pop operations by said central processing unit.

NANO-001US Resp. to 3rd. O.A. -7-

Page9 of 19

Cancel claims 3

Add the following new claims:

 $3-\mathcal{H}$. The microprocessor system of Claim \mathcal{F} in which the decoding determines if the multiple instructions do not require a memory access by a state of a bit of each of the multiple instructions.

 $\frac{7}{22}$. The microprocessor system of Claim $\frac{7}{21}$ in which the bit is a most significant bit of the multiple instructions. $\frac{12}{12}$

 16 ± 73 . The microprocessor system of Claim 30 in which the decoding determines if the multiple instructions do not require a memory access by a state of a bit of each of the multiple instructions.

 $1/1 + 8^{-1}$ 74. The microprocessor system of Claim 73 in which the bit is a most significant bit of the multiple instructions.

H J J J S. The microprocessor system of Claim *J* 6 additionally comprising a variable speed system clock connected to said central processing unit and a fixed speed system clock connected to control said means for fetching instructions for said central processing unit and for fetching instructions for said direct memory access processing unit.--.

REMARKS

Claims 3, 6-11, 26-30 and 32-47 are presently under examination in the application. The allowability of claims 46 and 47, if amended to overcome the rejection under 35 U.S.C. § 112, is noted. Claims 37-38 have been canceled to advance the prosecution of the application.

Claims 6, 10, 11, 26-30 and 31-37 were rejected under 35 U.S.C. § 112 as indefinite. In response, claims 6, 10, 11, 26, 27, 29, 34, 35, 39, 41, 42, 44 and 45 have been rewritten to define the invention with more particularity.

In claim 6, the first push down stack is now recited as further including the means for storing a top item connected to a first input of the arithmetic logic unit to provide the top item to the first input and the means for storing a next item connected to a second input of said arithmetic logic unit to provide the next item to the second input. Thus, as the Examiner correctly notes, these items do not render the first push down stack to operate as a stack. These items are in addition to the conventional construction of the first push down stack which allow it to operate as a stack. Similarly, the second push down stack is now recited as additionally being configured as a register file. In both cases, the recited language is in addition to conventional organization of the stacks which allow them to operate as stacks.

The Examiner is correct that a register file is not a stack. However, a stack which posses an organization which emulates registers is still a stack. Such an organization conveys the benefits of both stacks and registers while avoiding the limitations of either. Since the elements of both stacks that allow them to operate as stacks are conventional, they have not been recited beyond specifying these elements as being push down stacks.

The recited structure of claim 6 permits use of the technique of placing local variables on the stack, which allows automatic nesting of procedures and their local variables, simply by pushing new variables on the stack to allocate new space.

The two stacks as now claimed serve distinct functions. The first push down stack is exemplified by the stack 74 in Figures 2 and 13. The stack 74 in fact allows arithmetic operations to be carried out on operands supplied from it to the ALU and receives ALU results as a result of the recited connections.

The second push down stack is exemplified by the stack 134 in Figures 2 and 13. The RSTACK 134 stores return addresses for subroutine nesting as well as local storage for subroutines.

The defined relationship between the two stacks is that they are linked to a bidirectional buffer, which allows the stacks to exchange individual contents. Two instructions, POP-STACK-PUSH-RSTACK and POP-RSTACK-PUSH-STACK,

move the top items of one stack to the top item of the other. WRITE-LOCAL-VARIABLE and READ-LOCAL-VARIABLE write or read the top arithmetic stack item to the local variables stored on the RSTACK 134.

The underlying rationale for using two stacks is to remove the processing bottleneck found in single stack machines. This much is taught, for example, by the Moore et al prior art U.S. Patent 5,070,451, discussed in the Information Disclosure Statement of record. Those familiar with languages like FORTH which make extensive use of the dual stack concept are comfortable with the dual stack arrangement. The addition of a register array embedded in the second stack as claimed eliminates the stack machine problem of either storing local variables on the stack or in off-chip memory. Storing local variables on either stack becomes very clumsy with prior art dual stacks once the number of variables exceeds three. Offchip variables access far slower than on-chip registers.

Similarly, claims 27-29 have been rewritten to specify that the first push down stack functions both to supply operands to and receive results from the ALU, as well as being a conventional push down stack. The second push down stack is also now specified as operating both as a register file and as a conventional push down stack.

Claims 10 and 33 have been rewritten to require that the MICROLOOP instruction in the multiple instructions provide a microloop within the multiple instructions in the instruction register and that the loop counter controls the number of repetitions of the microloop. It is believed that the provision of the microloop and the function of the loop counter are now clear.

Claims 11 and 34 have been rewritten to specify that the variable width operand is stored in the instruction register and that the variable width operand is selected for use with the instruction utilizing the variable width operand in response to the counter. As is explained at page 33 of the specification with reference to Figure 20, the instruction decoder tests the counter to determine the position of a JUMP op-code in the four instruction group and assumes that the remaining bits in the instruction group are the JUMP operand. Since the JUMP instruction's position in the four instruction group determines the length of the operand, a single JUMP op-

NANO-001US Resp. to 3rd. O.A. -10-

code may have three different length operands. With these amendments, the function of the counter in these claims is now believed to be clear.

Claim 26 has been rewritten to specify that the multiplexer provides multiplexed row addresses, column addresses and data on the bus from the central processing unit to the dynamic random access memory and data from the dynamic random access memory to the central processing unit. The instructions are now specified as being from the dynamic random access memory. The function of the multiplexer is now believed to be clear, and the locations from which the row addresses, column addresses, data and instructions come are now specified.

Claim 35 has been rewritten to specify that the means for fetching instructions includes means for assembling a plurality of instructions from the programmable read only memory, storing the plurality of instructions in the dynamic random access memory and subsequently supplying the plurality of instructions from the dynamic random access memory to the central processing unit on said bus. Thus, it is now clear that the means for fetching instructions is capable of fetching a plurality of instructions because it also includes a means for assembling the plurality of instructions from the programmable read only memory and storing the plurality of instructions in the random access memory, from which they are supplied to the central processing unit. The function of the means for fetching is now believed to be clear.

Claim 39 now specifies different storing capacity sizes of the dynamic random access memory and that the ready signal is provided when the output enable line reaches a predetermined electrical level after a memory read operation as a function of different capacitance on the bus as a result of the different storing capacity sizes of the dynamic random access memory. The different sizes of DRAM and the ability of the system to provide different memory timing for the different sizes of DRAM is now believed to be clear.

Claim 41 now specifies that the ring counter variable speed system clock is configured to provide different clock speed to the central processing unit as a result of transistor propagation delays, depending on at least one of temperature, voltage and microprocessor fabrication process for the single integrated circuit. The clock thus indirectly responds to temperature, voltage and microprocessor fabrication

process by responding to transistor propagation delays, which are determined by those parameters. Claim 41 is therefore believed to be clarified.

Claim 42 now recites an input/output interface connected between the microprocessor system and an external memory bus to exchange coupling control signals, addresses and data between the central processing unit and the input/output interface. The claim now further calls for a second clock independent of the ring counter variable speed system clock connected to the input/output interface to provide clock signals for operation of the input/output interface asynchronously from the central processing unit. It is therefore believed that the function of the input/output interface is now clear and the function of the second clock to allow asynchronous operation of the input/output interface with respect to the central processing unit has been clarified.

Claims 44 and 45 have been rewritten to specify the interconnections among the first, second and third plurality of stack registers and to specify that the microprocessor system is configured to operate the first, second and third plurality of stack registers hierarchically as interconnected stacks. It is believed that these claims now recite the function of the elements and how they functionally coact with one another to achieve a desired result.

Based on the above changes to the claims and remarks, it is believed that all of the claims are now definite in form. The rejection of claims 6, 10, 11, 26-30 and 31-37 under 35 U.S.C. § 112 is believed to be overcome.

Claims 3, 6-10, 26-30 and 32-33 were rejected under 35 U.S.C. § 103 as unpatentable over Takahira et al., U.S. Patent 5,036,460. In response, in addition to the above-discussed changes to the claims, claims 3, 7, 26 and 30 have been rewritten to define the invention better over the prior art, and new claims 71-74 have been added to provide more complete protection for the invention. This rejection is believed to be overcome by the above changes to the claims and the following remarks.

Claim 3 has been rewritten to specify that the means for fetching is configured and connected to fetch multiple sequential instructions from the memory in parallel and to supply the multiple sequential instructions to the central processing unit during a single memory cycle. A system including such a means for fetching is

not taught or suggested by Takahira et al. Takahira et al. disclose only the parallel movement of data within a memory, solely for the purpose of writing to an EEPROM. The system of claim 3 is a low-cost technique which allows balancing a very fast CPU with a very slow memory to produce a fast computing system.

In the rejection, the Examiner argues that it would be obvious to extend the memory cycle in Takahira et al. to allow multiple instruction fetching. This argument misunderstands the subject matter of the claim. As claimed, the multiple instructions are fetched in parallel during a single memory cycle. Because they are fetched in parallel, no substantial extension of the memory cycle is required to fetch the multiple instructions. Even if the Examiner is correct that it would be obvious to extend a memory cycle to allow multiple instruction fetching, doing so as posited by the Examiner would not give the claimed subject matter.

The rejection contains no separate discussion of the subject matter of claim 6. The above clarifying changes made to that claim and remarks with respect to the § 112 rejection also make it clear that the subject matter of claim 6 is not suggested by Takahira et al. That reference contains no teaching or suggestion of dual stacks which are operable as both stacks and registers.

Claims 7 and 30 have been rewritten to require determining by decoding the multiple instructions if multiple instructions fetched by the means for fetching multiple instructions require a memory access. Making the determination in this manner means that it can be done in 2.5 nanoseconds in the described embodiment, as pointed out at page 38, line 19 of the specification. No such determination, whether or not done by decoding, is taught or suggested by Takahira et al. New claims 71-74 provide further details on how the decoding is carried out, and are also not taught or suggested by Takahira et al.

Claim 9 adds structure to the microprocessor system of claim 3 to handle SKIP instructions. Claim 32 adds the same structure to the microprocessor system of claim 30. Takahira et al. contains no teaching of how SKIP instructions are handled in the system there disclosed.

Claim 10 adds to the microprocessor system of claim 9 a loop counter for controlling the number of repetitions of a microloop within the multiple instructions. In the rejection of this claim, the Examiner equates the loop counter to the program

counter in Takahira et al, used for controlling software looping. In fact, claim 10 is directed to a hardware accelerator for microloop repetition and is not suggested by a conventional program counter to control software looping.

Claim 26 includes the fetching of multiple sequential instructions from the memory in parallel and supplying the multiple sequential instructions to the central processing unit during a single memory cycle as in claim 3 and the provision of a multiplexed bus connected between the memory and the central processing unit for supplying addresses and data between the central processing unit and the memory. No such combination is shown or suggested by Takahira. The above comments with respect to the rejection of claim 6 are equally applicable to the subject matter added to the microprocessor system by claim 29. The above comments with respect to the rejection of claim 10 are equally applicable to the subject matter added to the microprocessor system by claim 33.

Based on the above changes to the claims and remarks, the rejection of claims 3, 6-10, 26-30 and 32-33 under 35 U.S.C. § 103 as unpatentable over Takahira et al. is believed to be overcome.

Claims 11 and 34 were rejected under 35 U.S.C. § 103 as unpatentable over Takahira et al. in view of Heath, U.S. Patent 3,603,934. The above remarks with respect to the rejection of claim 3 are equally applicable to the rejection of claim 11. The above amendments to these claims clarify the function of the counter in these claims to control selection of the variable width operand by determining the position of the instruction utilizing the variable width operand. The bare mention of variable width operands in Heath fails to teach or suggest the subject matter added to the microprocessor system by claims 11 and 34. This rejection is believed to be overcome.

Claims 12 and 35 were rejected under 35 U.S.C. § 103 as unpatentable over Takahira et al. and Heath in view of Bruinshorst, U.S. Patent 4,376,977. The loading of instructions from a PROM to RAM as disclosed by Bruinshorst fails to teach or suggest the use of a bus in unmultiplexed form for reading instructions from a PROM and the dynamic reconfiguration of the same bus to multiplexed form for row addresses, column addresses and data during the transmission of the instructions to the RAM, as recited in claim 12. The above remarks with respect to

the rejections of claims 34, 33, 32, 30, 29, 28, 27 and 26 are equally applicable to the rejection of claim 35. The rejection of claims 12 and 35 is therefore believed to be overcome.

Claims 36, 37 and 38 were rejected under 35 U.S.C. § 103 as unpatentable over Takahira et al., Heath, Bruinshorst, further in view of Derchak, U.S. Patent 4,067,059. In response, claim 36 has been rewritten to distinguish the invention better over the prior art. Claims 37-38 have been canceled to advance the prosecution of the application. New claim 75 has been added to provide more complete protection for the invention. The above comments with respect to the rejections of claims 35, 34, 33, 32, 30, 29, 28, 27 and 26 are equally applicable to this rejection.

As described at page 15, lines 8-11, claim 36 has been rewritten to specify that the direct memory access processing unit is capable of fetching and executing instructions. Like the central processing unit, it is therefore also a stored program processing unit. In making the rejection, the Examiner has equated the subject matter added to the system by claim 36 to direct memory access, as shown by Derchak. However, as pointed out by Derchak at column 1, lines 29-39, conventional direct memory access controllers do not have the capability to fetch their own instructions, as required by rewritten claim 36. Instead, instructions and data necessary for the direct memory access controller are supplied to the direct memory access controller by the central processing unit. The Derchak patent deals with the sharing of a direct memory access controller among multiple peripherals, and there is no indication that the direct memory access controllers in Derchak have the capability to fetch their own instructions, as claimed.

New claim 75 further distinguishes from these references by specifying a variable speed system clock for the central processing unit and a fixed speed system clock connected to control the means for fetching instructions for said central processing unit and for fetching instructions for said direct memory access processing unit, as shown in Figure 17.

The system of claim 75 allows a division of computing work between that which is real-time (I/O) and that which is not (everything else). Real-time

computing work is driven either by time or external events. The crystal clock in Figure 17 is the time base for the I/O interface 432.

Everything else, such as calculating, sorting and performing logical operations, is by nature asyncronous with the real world. The optimal implementation for such computing work is whatever produces results faster. The variable speed clock for the CPU 70 in Figure 17 clocks execution as fast as possible, given the voltage, temperature and process parameters of the CPU, without having to be concerned with slowing down for I/O considerations.

The invention of claim 75 achieves efficiencies by dividing the real-time component of the direct memory access processing unit from the non-real time component of the central processing unit. In this system, two processors with independent instruction streams, independent program counters and even independent instruction sets coexist in a loosely coupled fashion, synchronizing only when necessary to exchange information.

If the CPU clock were the same as the direct memory access clock, CPU instructions would have to be slowed down to less than their fastest speed, because, while the operation of a crystal is near constant over voltage and temperature, the operation of transistors is not. If the direct memory access clock were the same as the variable speed CPU clock, no time precise direct memory access could be performed because no time standard would exist.

For these reasons, an independent basis for patentability of new claim 75 over this prior art is present. Based on the above changes to claim 36 and remarks, its rejection under 35 U.S.C. § 103 is believed to be overcome.

Claims 39 and 40 were rejected under 35 U.S.C. § 103 as unpatentable over Takahira et al., Heath, Bruinshorst, Derchak, further in view of Kimoto et al., U.S. Patent 4,870,562. The above comments with respect to the rejection of claim 36 are equally applicable to this rejection. Claim 39 has been rewritten to make it clear that the different memory access timing is provided for different storing capacity sizes of the dynamic random access memory as a function of different capacitance on the bus as a result of the different storing capacity sizes of the dynamic random access memory. No such operation is suggested by Kimoto et al. Kimoto et al. involves executing instructions at faster speeds when fetched from on-

board memory and slower speeds when fetched from external memory. This is essentially an instruction cache patent and has nothing to do with sensing memory expansion by measuring capacitance attached to a memory bus, as claimed. The rejection of claims 39 and 40 is believed to be overcome.

Claims 41-45 were rejected under 35 U.S.C. § 103 as unpatentable over Takahira et al., Heath, Bruinshorst, Derchak, Kimoto et al., further in view of Martin. The above remarks with respect to the rejection of claims 39 and 40 are equally applicable to this rejection. Additionally, claim 41 has been rewritten to require that the ring counter variable speed system clock provide a different clock speed to the central processing unit as a result of transistor propagation delays depending on temperature of the integrated circuit containing the microprocessor system.

The Martin patent is directed to a similar problem as claims 41-45, but an external temperature sensor measures ambient temperature, which is at best only an indirect approximation of the integrated circuit temperature. In claim 41, the ring counter in the integrated circuit serves as a direct measure of propagation delays, which are a function of the integrated circuit temperature. No such direct measurement of integrated circuit temperature is contemplated by Martin, nor is varying clock speed on the basis of voltage or integrated circuit fabrication process, the other two factors recited in claim 41. The above comments with respect to the rejection of claim 36 and the subject matter of new claim 75 are applicable to the hierarchically interconnected stack registers of claims 44-45. The rejection of claims 41-45 is believed to be overcome.

In the Office Action, the Examiner indicates that the references cited in the Information Disclosure Statement have not been considered because the class and subclass information for the references was not supplied. In response, PTO Form 1449 is being resubmitted to include this information. Applicants note that copies of the references were included with the Information Disclosure Statement, and it is therefore not clear why the class and subclass information was necessary to consider these references.

NANO-001US Resp. to 3rd. O.A. -17-

A three-month extension of time to reply to the Office Action is requested. A check for \$420.00 to cover the fee for this extension is enclosed. Please charge any additional extension of time fee or credit any overpayment to Deposit Account No. 03-3117(Order No. NANO-001US). A copy of this page is enclosed for charging purposes.

All of the claims in the application are believed to be patentable over the prior art. This application is believed to be in condition for allowance, and allowance is solicited.

Respectfully submitted,

COOLEY GODWARD CASTRO HUDDLESON & TATUM Willis E. Higgins Reg. No. 23,025

Five Palo Alto Square Fourth Floor Palo Alto, California 94306-2155 Telephone: (415) 843-5145

1

NANO-001US Resp. to 3rd. O.A.

Ì

-18-
Case5:08-cv-05398-PSG Document317-8 Filed11/09/12 Page1 of 7

PATENT REL

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

CHARLES H. MOORE ET AL.

Serial No. 07/389,334

Filed: August 3, 1989

For: HIGH PERFORMANCE, LOW COST MICROPROCESSOR Examiner: David Y. Eng Group Art Unit: 2302 Palo Alto, CA

Adams of the State of the

MUY 1 0 1994

and the first first

OFFICIAL

AMENDMENT

Commissioner of Patents and Trademarks Box AF Washington, D.C. 20231

Sir:

In response to the Office Action dated June 9, 1994, please amend the above application as follows:

In the Claims:

Rewrite claim 3 as follows:

13(Four Times Amended). A microprocessor system, comprising a central processing unit integrated circuit, a memory external of said central processing unit integrated circuit, a bus connecting said central processing unit integrated circuit to said memory, and means connected to said bus for fetching instructions for said central processing unit integrated circuit on said bus from said memory, said means for fetching instructions being configured and connected to fetch multiple sequential instructions from said memory in parallel and supply the multiple sequential instructions to said central processing unit integrated circuit during a single memory cycle, said bus having a width at least equal to a number of bits in each of the instructions times a number of the instructions fetched in parallel, said central

Fred

-1-

NANO-001US Resp. to 5th. O.A.

8.4

PAGE

/3

10



processing unit including an arithmetic logic unit and a first push down stack connected to said arithmetic logic unit, said first push down stack including means for storing a top item connected to a first input of said arithmetic logic unit to provide the top item to the first input, and means for storing a next item connected to a second input of said arithmetic logic unit to provide the next item to the second input, a remainder of said first push down stack being connected to said means for storing a next item to receive the next item from said means for storing a next item when pushed down in said push down stack, said arithmetic logic unit having an output connected to said means for storing a top item.

15 Three Times Amended). The microprocessor system of Claim [33] in which said means for decoding is configured to control said counter in response to one of the multiple instructions utilizing a variable width operand stored in said instruction register with the multiple instructions, said microprocessor system additionally comprising means connected to said counter to select the variable width operand for use with the instruction utilizing the variable width operand in response to a state of said counter resulting from control of said counter by said means for decoding.

18 Type Twice Amended). The microprocessor system of Claim [34] $\frac{1}{24}$ additionally comprising a programmable read only memory containing instructions connected to said bus, means connected to said bus for fetching instructions for said central processing unit on said bus, said means for fetching instructions including means for assembling a plurality of instructions from said programmable read only memory, storing the plurality of instructions in said dynamic random access memory and subsequently supplying the plurality of instructions from said dynamic random access memory to said central processing unit on said bus.

19.10 36(Twice Amended). The microprocessor system of Claim [35] 27 additionally comprising a direct memory access processing unit having the capacity to [fetch] request and execute instructions, said bus connecting said direct memory access processing unit to said dynamic random access memory, said dynamic

NANO-001US Resp. to 5th. O.A

-2-

random access memory containing instructions for said central processing unit and said direct memory access processing unit, said direct memory access processing unit [including] <u>being connected to</u> means for fetching instructions for said central processing unit on said bus and for fetching instructions for said direct memory access processing unit on said bus.

21 Junction of the microprocessor system of Claim [36] The microprocessor system of Claim [36] The microprocessor system is configured to provide different memory access timing for different storing capacity sizes of said dynamic random access memory by including a sensing circuit and a driver circuit, and an output enable line connected between said dynamic random access memory, said sensing circuit and said driver circuit, said sensing circuit being configured to provide a ready signal when said output enable line reaches a predetermined electrical level after a memory read operation as a function of different capacitance on said bus as a result of the different storing capacity sizes of said dynamic random access memory, said microprocessor system being configured so that said driver circuit provides an enabling signal on said output enable line responsive to the ready signal.

J3 J41 (Three Times Amended). The microprocessor system of Claim [40] 27 in which said microprocessor system is configured to operate at a variable clock speed, said microprocessor system additionally comprising a ring counter variable speed system clock connected to said central processing unit, said central processing unit and said ring counter variable speed system clock being provided in a single integrated circuit, said ring counter variable speed system clock being configured to provide different clock speed to said central processing unit as a result of transistor propagation delays, depending on at least one of temperature of said single integrated circuit, voltage and microprocessor fabrication process for said single integrated circuit.

 $\partial \phi$ **A4**(Three Times Amended). The microprocessor system of Claim [43]21 in which said first push down stack has a first plurality of stack registers having stack memory elements configured as latches, a second plurality of stack registers

NANO-001US Resp. to 5th. O.A

-3-

NOV-09-94 16:07 FROM COULEY GODWARD IS

,

10:4198910003

having stack memory elements configured as a random access memory, said first and second plurality of stack registers and said central processing unit being provided in a single integrated circuit with a top one of said second plurality of stack registers being connected to said a bottom one of said first plurality of stack registers, and a third plurality of stack registers having stack memory elements configured as a random access memory external to said single integrated circuit, with a top one of said third plurality of stack registers being connected to a bottom one of said second plurality of stack registers, said microprocessor system being configured to operate said first, second and third plurality of stack registers hierarchically as interconnected stacks.

10-9 46 (Amended). The microprocessor system of Claim [45] 27 additionally comprising a first register connected to supply a first input to said arithmetic logic unit, a first shifter connected between an output of said arithmetic logic unit and said first register, a second register connected to receive a starting polynomial value, an output of said second register being connected to a second shifter, a least significant bit of said second register being connected to said arithmetic logic unit, a third register connected to supply feedback terms of a polynomial to said arithmetic logic unit, a down counter, for counting down a number corresponding to digits of a polynomial to be generated, connected to said arithmetic logic unit, said arithmetic logic unit being responsive to a polynomial instruction to carry out an exclusive OR of the contents of said first register with the contents of said third register if the least significant bit of said second register is a "ONE" and to pass the contents of said first register unaltered if the least significant bit of said second register is a "ZERO". until said down counter completes a count, the polynomial to be generated resulting in said first register.

Cancel claims Y, 12-13, 16-26, 48-70 and 76-77.

<u>REMARKS</u>

Appreciation is expressed for the courteous and helpful interview granted by the Examiner in this application on October 25, 1994. The above changes to

NANO-001US Resp. to 5th. O.A.

-4-

claim 3 were discussed at the interview. Other proposed changes to claim 26 and an alternative amendment to claim 3 were also discussed, but those changes will be made in a successor application, because the Examiner stated that they would raise new issues after the final rejection. The Examiner reserved judgment on whether the above changes to claim 3 would raise a new issue after the final rejection. Claims 1, 12-13, 16-25 and 48-70 have been canceled as drawn to non-elected inventions, subject to inclusion in a successor application. Claims 76-77 have been canceled to advance the prosecution of the application, subject to inclusion in a successor application.

The above changes to claim 3 add the limitations of the last clause of allowed claim 27 to claim 3. Claim 27 was allowed as a claim dependent on rejected claim 26 in the Office Action dated November 3, 1993. Claim 27 was rewritten as an independent claim by reciting the subject matter of rejected claim 26 in the amendment filed March 24, 1994. Claim 3 therefore does not raise new issues after final because the same language accorded patentable significance in claim 27 by the Examiner has been added to rejected claim 3.

Claims 3, 7-11, 26, 71-72 and 76-77 were rejected under 35 U.S.C. § 103 as unpatentable over Boufarah et al., U.S. Patent 5,127,091. The rejection of claims 3, 7-11 and 71-72 on this basis is believed to be overcome by the above changes to claim 3 and the following remarks. The language of the last clause of allowed claim 27 defines a stack architecture and was accorded patentable significance as pointed out above by the allowance of that claim when it was a dependent claim reciting just that clause. This same language accorded patentable significance has now been added to claim 3. Claim 3 thus now recites the combination of multiple instruction fetch in a single memory cycle and a stack architecture. No such combination is taught or suggested by either the Boufarah et al. patent or the Intel 80386 Programmer's Reference Manual given to the Examiner in the interview. While the Intel Manual discloses a multiple instruction fetch in a single memory cycle, the Intel 80386 microprocessor does not employ a stack architecture.

Because the Examiner has already concluded that the multiple instruction fetch in a single memory cycle alone as claimed in claim 3 is not of patentable

NANO-00111S Resp. to 5th. O.A.

-5-

. .

· · · ·

significance, the existence of the Intel 80386 teaching of that feature does not affect the patentability of the allowed claims. The above changes to claims 34, 35, 36, 39, 41, 44 and 46 change the dependencies of those claims but do not affect their patentability, because all of these claims remain dependent on an allowed claim.

All of the claims in the application are believed to be patentable over the prior art. This application is believed to be in condition for allowance, and allowance is solicited.

Respectfully submitted,

COOLEY GODWARD CASTRO HUDDLESON & TATUM Willis E. Higgins Reg. No. 23,025

Five Palo Alto Square Fourth Floor Palo Alto, California 94306-2155 Telephone: (415) 843-5145

TFFICIAL

HOY 1 0 1994

. *

-6-

. مورد ا

NANO-001US Resp. to 5th. O.A. Case5:08-cv-05398-PSG Document317-9 Filed11/09/12 Page1 of 2

Case5:08-cv-05398-PSG Decument317-9 Filed11/09/12 Page2 of 2



UNITED STATES DEPARTMENT OF COMMERCE

Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

		Washingto	n, D.C. 20231		
SERIAL NUMBER	FILING DATE	FIRST NAMED APPLICANT		ATTORNEY DOCKET NO.	
07/389,334	8/3/89	Moore			
, г	<i>v , ,</i> ,	7		EXAMINER	
		·		- 16	
			6	$\mathcal{N}(\mathcal{V})$	
			ART UNIT	PAPER NUMBER	
			221	17	
			DATE MAILED:	J	
	E	XAMINER INTERVIEW SUMMARY RECO	RD		
All participants (applicant	, applicant's representat	ive, PTO personnel):			
D ENIC	`				
$\cdots \underline{\mathcal{V}} = ENF$	7	(3)	· · · ·		
(2) N H (5/n/NS	(4)			
	21,519 (
Date of interview L		7			
Type: 🛛 Telephonic	Personal (copy is give	ven to 🔲 applicant 🔲 applicant's representative).		
Exhibit shown or demonst	ration conducted:	Yes No. If yes, brief description:			
		* +			
Agreement 🔲 was reach	ed with respect to some	or all of the claims in question. Wwas not read	hed.		
Claims discussed: 3) h + c	→ /			
	\overline{P}			· · · · · · · · · · · · · · · · · · ·	
Identification of prior art (discussed:	ntanah	•		
		/			
·			- 1	`	
Description of the general	nature of what was agree	eed to if an agreement was reached, or any other_cor	nments la	1: Openand	
i It in	100 - all	tailtad	That a	la art.	
main w	2 mayor	Man adjust	19. C	film of do	
Frend	1 showt	o that DAAM + C	PU and	on the	
22.0	l'a D	l + l cosci		1.16	
second C	MA R	y. m/er 80 Job	prov	ald by	
anplica	at 1 st	lows a CPUCK	10 wit	(ertern)	
A fuller description fit	and mule	By instruidth felch		man and a start and a start a	
attached. Also, where no c	opy of the amendment	s which would render the claims allowable is available	r agreed would rend le, a summary thereo	er the claims allowable mast be f must be attached.)	
Unless the paragraphs belo	w have been checked	to indicate to the contrary, A FORMAL WRITTE	N RESPONSE TO T	HE LAST OFFICE ACTION IS	
last Office action has alrea	dy been filed, then app	BSTANCE OF THE INTERVIEW (e.g., items 1-7 licant is given one month from this interview date to	on the reverse side o provide a statement	f this form). If a response to the of the substance of the interview.	

It is not necessary for applicant to provide a separate record of the substance of the interview.

Since the examiner's interview summary above (including any attachments) reflects a complete response to each of the objections, rejections and requirements that may be present in the last Office action, and since the claims are now allowable, this completed form is considered to fulfill the response requirements of the last Office action.

Examiner's Signature

PTOL-413 (REV. 1-84)

ORIGINAL FOR INSERTION IN RIGHT HAND FLAP OF FILE WRAPPER

,





FIG.3

1-6989	EXHIBIT	
D 800-63	77	and the second
PENGA	106dzija 10.10.12	See and all



Case5:08-cv-05398-PSG Document317-11 Filed11/09/12 Page1 of 8

Case5:08-cv-05398-PSG Document317-11 Filed11/09/12 Page2



United States Patent [19]

Dingwall

[11] 4,105,950 [45] Aug. 8, 1978

- [54] VOLTAGE CONTROLLED OSCILLATOR (VCO) EMPLOYING NESTED OSCILLATING LOOPS
- [75] Inventor: Andrew Gordon Francis Dingwall, Bridgewater, N.J.
- [73] Assignce: RCA Corporation, New York, N.Y.
- [21] Appl. No.: 832,285
- [22] Filed: Sep. 12, 1977

[30] Foreign Application Priority Data

Sep. 13, 1976 [GB] United Kingdom 37853/76

- [51] Int. Cl.² H03B 3/04; H03B 5/24;
- 331/111; 331/135; 331/143; 331/177 R

[56] References Cited

U.S. PATENT DOCUMENTS

3,676,801	7/1972	Musa	331/116 R
3,863,179	1/1975	Goo	331/108 D

3,878,482	4/1975	Schowe, Jr 331	/108 D
3,904,988	9/1975	Hsiao	331/111
3.931.588	1/1976	Gehweiler	331/57

Primary Examiner-Siegfried H. Grimm

Attorney, Agent, or Firm-H. Christoffersen; Henry I. Schanzer

[57] ABSTRACT

The VCO is comprised of first and second "nested" oscillating loops. The first loop includes M cascaded inverters interconnected to normally oscillate at a given fixed frequency. The second loop includes N cascaded inverters where the input of the first of the N inverters is connected to the output of one of the M inverters and where the output of the Nth inverter is coupled to the output of a different one of the M inverters, whereby at least one of the M inverters is common to the two loops, and where M and N are integers. A control voltage is coupled to at least one of the N inverters to vary its conductivity and cause the frequency of oscillation of the two loops to change.

6 Claims, **5** Drawing Figures





Sheet 1 of 2

4,105,950





VOLTAGE CONTROLLED OSCILLATOR (VCO) EMPLOYING NESTED OSCILLATING LOOPS

This invention relates to voltage controlled oscillators (VCOs) having a fixed frequency output in the absence of an input control voltage (V_c) and a well-controlled frequency response as a function of V_c .

FIG. 1A is a schematic diagram of a known VCO;

FIG. 1B is a diagram showing the change in fre- 10 quency as a function of control voltage (V_c) for the circuit of FIG. 1A;

FIG. 2 is a schematic diagram of a VCO employing nested oscillator loops in accordance with the invention; 15

FIG. 3 is a diagram of the frequency response versus V_c of the circuit of FIG. 2 for different conditions of the nested loops; and

FIG. 4 is a schematic diagram of another VCO embodying the invention. 20

Voltage Controlled Oscillators are used in numerous applications. One of these is in frequency synthesizers for CB radios to generate various ones of the channel frequencies. Typically, the output of the VCO is divided down by a counter and then fed into a phase 25 comparator to which is also applied the output of a reference oscillator. The output of the phase comparator is then used to generate a control voltage (V_c) which controls the potential applied to the VCO and hence its frequency of oscillation. 30

Numerous VCO circuits are known and are commercially available. However, these circuits suffer from one or more of the following disadvantages:

- a. deadband—for values of V_c below a certain level there is no oscillation of the circuit; 35
- b. the frequency variations of the oscillator are too rapid for small variations in V_{ci} and
- c. a tank circuit may be required to load down one of the nodes of the circuit.

These disadvantages are illustrated by reference to 40 FIG. 1A which shows a "single loop" VCO of the type described in my pending U.S. application Ser. No. 783,657, titled VOLTAGE CONTROLLED OSCIL-LATOR, and assigned to RCA Corporation.

Cascaded inverters I1, I2, and I3, with the output of 45 13 fed back to the input of 11, form a ring oscillator. A fixed operating voltage (V_{DD} and GND) is applied to inverters 12 and 13 while the voltage and current supplied to inverter I1 are varied by means of a current mirror arrangement 10, responsive to a control voltage, 50 V_C applied to terminal 19. The current mirror 10 includes insulated-gate field-effect transistors (IGFETs) P1, P2, N1 and N2. Transistors P1 and N1 whose conduction paths are serially connected between V_{DD} and ground pass the same current. The current through 55 transistors P1 and N1 is mirrored through transistors P2 and N2 whose gate to source regions are connected in parallel with those of P1 and N1, respectively. When the value of V_capplied to the gates of transistors N1 and N2 exceeds their threshold voltage (V_T) , currents flow 60 through P2 and N2 and oscillation begins. The frequency of oscillation of the ring oscillator depends on the current passed via controlled current source transistor P2 and controlled current sink transistor N2 to the output A of inverter I1. As shown in FIG. 1B, which 65 depicts the frequency response of the circuit as a function of V_C, the frequency of oscillation rises rapidly from zero Hz to about 50 MHz for a change in V_C of 2

or 3 volts (above V_T volts). Where, as shown in FIG. 1B, the desired frequency band is narrow (e.g., 16.5 to 17.5 MHz), the corresponding range of V_C is very small, and voltage perturbations of even a vew millivolts (due to noise or switching) on the control line result in excessive frequency shifts.

The problem of excessive frequency shift may be resolved by using a resonant tank circuit connected to one of the nodes (e.g., A) of the oscillator circuit. But, as the oscillator is operated away from the resonant frequency of the tank circuit, there is considerable power dissipation due to the decreased impedance of the tank. Secondly, and perhaps most importantly, tank circuits require inductance(s) and capacitance(s). The inductance cannot be manufactured readily as part of an integrated circuit (IC) and it is impractical to manufacture large values of capacitance on an IC. Thus, the circuit of FIG. 1A has a deadband, excessive frequency shift (for some applications), and may require a tank circuit to contain the frequency of oscillation within a given range.

Applicant has found that the disadvantages discussed above may be avoided by "nesting" one oscillating loop within another oscillating loop; where "nesting" as used herein refers to the sharing by the two loops of at least one common element causing the two loops to oscillate at the same frequency. One loop is designed to, normally, oscillate at a given frequency when a control voltage coupled to the other loop is below a given level. The other loop includes means responsive to the control voltage which, when the control voltage exceeds the given level, varies the frequency of oscillation of the two loops. The one loop ensures a fixed oscillator frequency during the deadband (when V_C is less than V_T) and functions as a tuned tank circuit. As a result, increased linearity of response is achieved with lower power dissipation than with known tank circuits. These and other advantages of the invention may best be explained with reference to the remaining drawings.

The VCO circuit of FIG. 2 includes two loops. The first loop, 1, which is essentially the same as the circuit shown in FIG. 1A, includes a voltage controlled ring oscillator loop comprised of inverters I1, I2 and I3. The input of inverter I1 is connected via switch S2 to node B and its output, A, is connected to node Y. Inverters I2 and I3 are connected in cascade between nodes Y and B in a direction to produce an output at node B in response to an input at node Y. The operating potential applied across I1 and hence the current supplied to, and by, inverter I1 is controlled by a current mirror network 10 responsive to an input control voltage (V_c) applied to terminal 19, as described for FIG. 1A.

The operation of loop 1 has been discussed above, a similar circuit is discussed in detail in my application cited above, and therefore, the operation of loop 1 will not be discussed in great detail at this point. Suffice it to say, that for V_C below V_T inverter 11 does not conduct, it supplies no output current and the loop does not oscillate. For V_C increasing above V_T the output current (being supplied and sinked) at node A of inverter 11 increases and loop 1 oscillates at higher rates corresponding to the higher currents produced by I1.

The second loop 2, includes an odd number of inverters (I2, I3, I4, I5 and I6), two of which (I2, I3) are common to loop 1. Inverters I4, I5 and I6 are connected in cascade, with the input of inverter I4 connected to node B and with the output of inverter I6 connected to terminal X. A resistor R2 is connected between terminal

X and node Y, and a capacitor C2 is connected between node Y and ground.

Where the inverters are interconnected by direct current (d.c.) connections (wires or resistors), an odd number of inverters have to be connected in a series 5 (cascaded) loop to provide an unstable configuration assuring oscillation of the loop. Loop 2 is shown with five inverters (I2, I3, I4, I5 and I6); in a breadboarded circuit it was found that the output of the oscillator contained less harmonics when five, rather than three, 10 inverters were connected in the loop. However, for ease of the description to follow, it is assumed that inverters I4 and I5 are short circuited by means of normally closed switch S1 connected between the input of inverter 14 and the output of inverter 15. 15

In the circuit of FIG. 2 all the inverters except for inverter I1 have V_{DD} volts and ground applied to their appropriate power terminals.

With its inverters powered and with I1 non-conducting, loop 2 oscillates at a rate determined by the capaci- 20 tance at the input and output of each inverter, the potential across the inverters (V_{DD} and ground), the current flowing through the inverting stages (since the stage current determines the rate at which nodal capacitances can be charged or discharged), the open loop 25 gain, and the frequency response of the transistors forming the inverters. Ring oscillators comprising three cascaded complementary inverters were built (with R2 shorted and without the addition of capacitance C2) and, when operated at V_{DD} equal to 10 volts, oscillated $_{30}$ fore, be in-phase. Hence the output current of inverter in a free running mode at about 100 MHz.

To have loop 2 generate a reproducible predetermined frequency of oscillation, and to reduce the effect of variations in inverter response in each circuit, and from circuit to circuit, a passive reactive network (R2, 35 the frequency of oscillation. As before, the signal pro-C2) is included in the loop.

By making R2 greater than the equivalent output resistance (R₀) of 16 and by making C2 significantly greater than the stray or distributed capacitance at any of the other nodes of the circuit, R2 and C2 dominate 40 the other circuit parameters and, therefore, control and set the frequency of oscillation of loop 2. For this condition, the frequency of oscillation of loop 2 (with II non-conducting) is determined by the rate at which inverter 16 can charge or discharge capacitor C2, and may be calculated, to a first approximation, as follows:

 $f_{Osc} = 1/(2\pi \cdot RC)$

where R is equal to R2 plus R_0 of I6 (when inverter I1 50 is non-conducting) and C = C2.

The circuit of FIG. 2 was breadboarded using inverters of the complementary conductivity type shown in FIG. 1A, with R2 set to 500 ohms, C2 set to 30 picofarads and with a V_{DD} of 10 volts applied across all the inverters except I1. The measured frequency of oscilla- 55 tion of loop 2 (for $V_C = 0$) was just above 8MHz, which corresponds to R₀ of inverter 16 being approximately 150 ohms. To better explain the operation of the circuit reference is made to FIG. 3 which graphs results obtained from the breadboarded circuit under different 60 may be connected to terminal X instead of to node Y. operating conditions.

To better demonstrate the effect of "nesting" the two loops, the breadboarded circuit was operated with the branch comprising inverters 14, 15, 16 and resistor R2 opened and thus not in the circuit, but with a capacitor 65 C2 of 30 picofarads (30 \times 10⁻¹²F) connected between node Y and ground. The response of the "single-loop" (i.e., loop 1) operation is shown in waveform A of FIG.

Δ

3. Note that there is a deadband (F = 0 Hz) for values of V_c below about 2 volts, followed by a sharp increase in frequency for V_C between 2 and 4 volts and a somewhat slower rise in frequency as V_C increases above 4 volts. The slower rise in frequency for V_{C} above 4 volts is due, in part, to C2.

The breadboarded circuit was then operated with inverters 11 and 16 connected in parallel between node B and terminal X, with a resistor R2 of 500 ohms and a C2 of 30pf. As noted above and as shown in waveform B of FIG. 3, for values of V_C less than V_T (with I1 non-conducting) the circuit (i.e., loop 2) oscillated at approximately 8 MHz. Inverter 16 produces an alternating current which alternately charges and discharges node Y producing a signal fed back to node B via inverters 12 and 13. For sustained oscillation the Barkhausen criteria must be met; i.e., the loop phase shift must be 360° or an integer multiple thereof and with a gain of at least one. Hence, the phase shift across each inverter at the frequency of oscillation is greater than 180° such that together with the shift due to the RC network a phase shift of $n \times 360^\circ$ is obtained around the 1000

With V_c above V_T volts, Il is rendered conducting. With the inputs of I1 and I6 directly connected to node B (switches S1 and S2 closed) the same signal is applied to their inputs. These two inverters being of similar construction produce output currents which will, there-I1 flows into node Y where it is summed algebraically with the output current produced by inverter I6. For the in-phase condition, more current flows into node Y, charging and discharging it faster and thus increasing duced at node Y is fed back to node B via inverters I2 and I3. The signal at node B is applied to the paralleled inverters I1 and I6. These two inverters are then locked in on the same signal and respond in phase. As shown in waveform B of FIG. 3 the oscillator frequency is higher when both I1 and I6 are conducting in-phase. Summing the currents from the two loops does not result in the sharp change in frequency for a given change in V_C experienced for single loop operation. Rather, a higher 45 frequency of oscillation is obtained with greater linearity. Loops 1 and 2 operate at the same frequency since they share the same elements (inverters 12, 13) and the combination of the two loops functions as a single oscillator. There is no modulation of one frequency signal by another frequency signal as would occur if the two loops were operated independently and their outputs subsequently mixed.

One effect of "nesting" loops 1 and 2 is that the resulting frequency response versus V_C is similar to the response obtained by connecting a tank circuit to node Y. But, in sharp contrast thereto, there is no need for an inductance and there is less power dissipation than with a tank circuit.

In the circuit of FIG. 2 the output A of inverter I1 The effect of this connection is to further decrease the rate at which the frequency of oscillation changes versus V_C as shown in waveform C of FIG. 3. For the connection of output A to terminal X the output resistances of inverters I1 and I6 are effectively connected in parallel with each other and then connected in series with R2. This connection further reduces the effect of I1 and thus lowers the maximum frequency obtainable.

An important aspect of the circuit of FIG. 2 is the recognition that the output currents of inverters I1 and I6 are algebraically summed. Where the signals applied to the inputs of the two inverters are in-phase (when their two inputs are direct current connected to the 5 same node) the frequency of oscillation increases as I1 is made more conductive.

By applying out-of-phase signals to the inputs of inverters I1 and I6, the frequency of oscillation may be made to decrease with increasing V_C . This may be 10 achieved, for example, by opening switch S2 and connecting an inverter I7, shown with dashed lines in FIG. 2, between node B and the input of inverter I1.

Since an even number of inverters is then connected in series in loop 1, it does not oscillate unconditionally. 15 But, with V_c less than V_T , loop 2 still oscillates at its set frequency. As V_c increases above V_T the output current of I1 increases. But, with inverter I7 in series with inverter I1, the signal applied to the input of inverter I1 is out-of-phase with the signal applied to inverter I6. 20 The output current supplied by inverter I1 into node Y then subtracts from the output current supplied by I6. Consequently, for out-of-phase operation, the frequency of oscillation decreases for and increasing V_c . Thus, the output characteristic of the VCO may be 25 shaped to increase or decrease depending on whether an in-phase or an out-of-phase mode of operation is selected.

In the description and in the testing of the circuits, complementary inverters of the type shown for inverter 30 I1 in FIG. 1A were used, but it should be understood that any other suitable inverter could be used instead.

Also, only one controlled inverter (i.e., I1) was shown, but other controlled inverters could have been added to loop 1 or in branches parallel to the branch including inverter I1 between nodes B and Y. Said loop and said oscillator. 2. The combination as claimed in claim 1 wherein said means connecting said R inverters includes a resistor connected between the output of the Rth of said R

In the circuit of FIG. 4 the frequency of oscillation of an astable multivibrator 40 is varied and controlled by means of inverter 11. The circuit 40 includes two cascaded inverters 141, 142 with resistor R4 connected 40 between the input and output of I41 and capacitor C4 connected between the output of I42 and the input of 141. Inverter 11, whose conductivity is controlled by V_C applied to the current mirror arrangement 10, is connected at its input to node 3 to which is connected 45 the input of I41, and is connected at its output to a point D along R4 between nodes 2 and 4. The operation of the astable circuit 40 will not be detailed since it is well known and described, among others, in Application Note ICAN 6466, published May 1976 by RCA Corpo- 50 ration. When inverter I1 is non-conductive, during one portion of the cycle, terminal 1 of capacitor C4 is positively charged towards V_{DD} by the output of I42 and terminal 2 of capacitor C4 is discharged via resistor R4 and the output of inverter 141 towards ground. During 55 another portion of the cycle, terminal 2 of capacitor C4 is positively charged towards V_{DD} by the output of 141 via resistor R4, and terminal 1 of C4 is returned to ground via the output of 142.

When II is rendered conductive by V_C exceeding V_T , 60 it supplies a current into node D which is in-phase with the output current produced by I41. This additional current charges and discharges C4 faster and hence the frequency of oscillation of this nested arrangement is varied as a function of V_C . The circuit of FIG. 4 thus 65 illustrates that the invention may be practiced with oscillating loops (e.g., astable multivibrator) other than ring oscillators.

Note that the loop which includes cascaded inverters I41, I42 is closed by means of capacitor C4 which provides alternating current (AC) feedback between the output of I42 and the input of I41. In contrast to the resistively coupled ring oscillator loop 2 of FIG. 2 which requires an odd number of inverters to oscillate, the AC coupled loop sustains oscillation with an even number of inverters in the loop.

What is claimed is:

1. A voltage controlled oscillator comprising:

- first and second terminals;
- an input terminal adapted to receive a control voltage;
- R, S and F cascaded inverters, where R, S and F are integers;
- means connecting said R inverters and said S inverters in parallel between said first and second terminals; said R and S inverters being connected in a direction to produce an output at said second terminal in response to an input at said first terminal;
- means connecting said F inverters between said second and said first terminals in a direction to produce an output at said first terminal in response to an input at said second terminal; said R and F inverters forming a loop when said control voltage is below a given level, which normally oscillates at a given frequency; and
- means receptive to said control voltage being coupled to at least one of said S inverters for varying its conductivity and output current in response to said control voltage being above said given level and, in turn, varying the frequency of oscillation of said loop and said oscillator.

2. The combination as claimed in claim 1 wherein said means connecting said R inverters includes a resistor connected between the output of the Rth of said R inverters and said second terminal; and wherein a capacitance greater in value than any stray capacitance associated with said R, S and F inverters is connected between said second terminal and a point of fixed operating potential.

3. The combination as claimed in claim 2 wherein R and S are each equal to 1 and F is equal to 2.

4. The combination as claimed in claim 1 wherein R, S and F are each equal to 1; wherein said means connecting said F inverters between said second and first terminals includes a capacitor connected between the output of said F inverter and said first terminal; and

wherein said means connecting said R and S inverters in parallel includes means direct current connecting the inputs of said R and S inverters via negligible impedance means to said first terminal and resistive means connecting the output of one of said R and S inverters to said second terminal.

5. A voltage controlled oscillator comprising:

- M inverters connected in cascade, and N inverters connected in cascade; where M and N are integers;
- means connecting the output of the Mth of said M inverters to the input of the first one of said M inverters for forming a loop normally oscillating at a predetermined frequency;
- means connecting the input of the first of said N inverters to the output of one of said M inverters, and means connecting the output of the Nth of said N inverters to the output of a different one of said M inverters for forming a second loop; and
- means responsive to an input control voltage connected to at least one of said N inverters for alter-

15

20

25

30

35

40

45

50

55

60

ing its conductivity in response to said control voltage and thereby altering said predetermined frequency of oscillation.

6. In combination with a first, voltage controlled oscillator, loop comprised of N cascaded inverters; 5 were N is an odd number equal to or greater than 1, and where the output of the Nth inverter is fed back to the input of the first inverter and where a control input voltage controls the voltage and current applied to at least one of the inverters of the first loop for controlling 10 its frequency of oscillation, the improvement comprising: 8

R cascaded inverters; means connecting the input of the first of said R inverters to the output of one of said N inverters; and

means including a reactive network connected between the output of the Rth of said R inverters and the output of a different one of said N inverters for forming a second oscillating loop and said reactive network being selected to cause said second loop to normally oscillate at a predetermined frequency when said control input voltage is below a given value.

* * * * *

Case5:08-cv-05398-PSG Document317-12 Filed11/09/12 Page1 of 2

ge





Talbot (U.S. Pat. No. 4,689,581)