

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

[See Signature Page for Information on Counsel for Plaintiffs]

UNITED STATES DISTRICT COURT
NORTHERN DISTRICT OF CALIFORNIA
SAN JOSE DIVISION

ACER, INC., ACER AMERICA CORPORATION and GATEWAY, INC.,

Plaintiffs,

v.

TECHNOLOGY PROPERTIES LIMITED, PATRIOT SCIENTIFIC CORPORATION, and ALLIACENSE LIMITED,

Defendants.

Case No. 5:08-cv-00877 PSG

PLAINTIFFS' SUR-REPLY IN SUPPORT OF THEIR OPPOSITION TO DEFENDANTS' MOTION FOR RECONSIDERATION OF CERTAIN ASPECTS OF FIRST CLAIM CONSTRUCTION ORDER

[RELATED CASES]

Date: November 30, 2012
Time: 10:00 a.m.
Place: Courtroom 5, 4th Floor
Judge: Paul Singh Grewal

HTC CORPORATION, HTC AMERICA, INC.,

Plaintiffs,

v.

TECHNOLOGY PROPERTIES LIMITED, PATRIOT SCIENTIFIC CORPORATION, and ALLIACENSE LIMITED,

Defendants.

Case No. 5:08-cv-00882 PSG

BARCO N.V., a Belgian corporation,

Plaintiff,

v.

TECHNOLOGY PROPERTIES LIMITED, PATRIOT SCIENTIFIC CORPORATION, ALLIACENSE LIMITED,

Defendants.

Case No. 5:08-cv-05398 PSG

1 **I. INTRODUCTION**

2 Defendants Technology Properties Ltd., Patriot Scientific Corp. and Alliacense Ltd.
3 (hereinafter “Defendants” or “TPL”) filed their motion for reconsideration of Judge Ware’s
4 construction of “separate direct memory access central processing unit” (“separate DMA CPU”)
5 presenting only two arguments: (1) that a restriction requirement in the parent application of the
6 ’890 patent allegedly supported a broader construction; and (2) that statements in the
7 reexamination file history allegedly confirm that DMA CPU could include a conventional DMA
8 controller. (Dkt. No. 349-1 in No. 08-cv-00877-PSG (“*Acer Action*”), at 3-6.)

9 TPL’s reply brief, however, goes far beyond the two arguments presented in its opening
10 brief and attempts to relitigate the entire construction of DMA CPU. It includes five pages of
11 new arguments about the “intrinsic record as a whole” that TPL admits go beyond the two
12 arguments presented in its opening brief. (Dkt. No. 369 in *Acer* action, at 10:20-21 (“**Beyond** just
13 the restriction requirement and the reexamination proceeding, the entire intrinsic record supports
14 Defendants’ proposed construction of DMA CPU”) (emphasis added).) The new arguments
15 presented on pages 10 through 14 of TPL’s reply brief should not be considered because they
16 exceed the scope of the leave granted to TPL to seek reconsideration, and are improper for a reply
17 brief. But if the Court is inclined to consider those arguments, Plaintiffs respectfully request that
18 the Court consider the responsive arguments below so it will have a full discussion of the intrinsic
19 record – a record that refutes TPL’s overbroad construction and its misplaced arguments.

20 **II. ARGUMENT**

21 The basic argument presented on pages 10 through 14 of TPL’s reply brief is that the ’890
22 specification discloses an alternative embodiment in which the DMA CPU is replaced with a
23 conventional DMA controller. TPL contends that Judge Ware erred by focusing on the first
24 embodiment (DMA CPU 72) and adopting a construction that excluded the conventional prior art
25 DMA controller used in the alternative embodiment. (Reply at 10-14.)

26 **A. TPL Has Not Overcome The Express Claim Language.**

27 TPL’s argument ignores the plain language of the claim and is based on an incorrect legal
28

1 premise. Claim 11 of the '890 patent, the only independent claim following the
2 reexamination,¹ recites “[a] microprocessor, which comprises a main central processing unit and a
3 **separate direct memory access central processing unit** in a single integrated circuit”
4 ('890, Reexam. Cert., Claim 11.) The claim does not recite a DMA controller, and as explained
5 in more detail below, the specification repeatedly differentiates the claimed DMA CPU from the
6 DMA controller of the prior art. ('890, *e.g.*, 1:55-58, 12:62-65.)

7 TPL's argument assumes that “DMA CPU” must be construed broadly enough to cover
8 every DMA-related embodiment in the specification, but this is not the law. As the Federal
9 Circuit has observed, “[o]ur precedent is replete with examples of subject matter that is included
10 in the specification, but is not claimed.” *TIP Sys., LLC v. Phillips & Brooks/Gladwin, Inc.*, 529
11 F.3d 1364, 1373 (Fed. Cir. 2008). That the specification discloses an embodiment in which a
12 DMA controller is employed does not mean that “DMA CPU” must be construed to cover that
13 embodiment. “Therefore, the mere fact that there is an alternative embodiment disclosed in the
14 ['890] patent that is not encompassed by district court's claim construction does not outweigh the
15 language of the claim, especially when the court's construction is supported by the intrinsic
16 evidence.” *Id.* And such a construction would clash with the intrinsic record as explained below.

17 **B. TPL's Latest Attempt To Read “CPU” Out of “DMA CPU” Fails.**

18 The term “direct memory access” or “DMA” is a well-known technology for improving the
19 performance of computer systems. DMA allows certain subsystems or components within a
20 computer (such as a disk drive or other devices) to transfer data to memory without the main CPU
21 having to perform the actual data transfer, allowing the CPU to perform other tasks. The '890
22 specification identifies two distinct structures that involve DMA operations – the unclaimed
23 “DMA controller” of the prior art, and the DMA CPU recited in claim 11.

24 The '890 patent acknowledges that DMA controllers are not only the prior art, but the prior
25 art over which the applicants sought to make an improvement. The specification states that “DMA
26 controllers can provide routine handling of DMA requests and responses, but some processing by
27

28 ¹ Claim 1 was canceled in the reexamination and new claim 11 was added.

1 the main central processing unit (CPU) of the microprocessor is required.” (’890, 1:55-58.) The
2 specification identifies, as an object of the alleged invention, a processor “in which DMA does not
3 require use of the main CPU during DMA requests and responses and which provides very rapid
4 DMA response with predictable response times.” (’890, 2:2-5.) The ’890 patent purports to
5 provide such a processor by claiming a “separate direct memory access **central processing unit,**”
6 which is recited in the independent claim 11 of the ’890 patent. As explained in the specification:
7 “The DMA CPU **72** controls itself and has the ability to fetch and execute instructions. It operates
8 as a co-processor to the main CPU **70** (FIG. 2) for time specific processing.” (’890, 8:22-24.)

9 One of the key disputes during the claim construction proceedings before Judge Ware was
10 whether a DMA CPU had the ability to “fetch and execute” instructions for performing DMA
11 operations. Judge Ware found that “a person of ordinary skill in the art would understand ‘CPU’
12 to mean a unit of a computing system that fetches, decodes, and executes programmed
13 instructions,” and that “the inventors use the term CPU consistently with its plain and ordinary
14 meaning.” (First Claim Construction Order at 12:6–9 (“Order”), Dkt. No. 336 in *Acer* Action.)
15 Judge Ware further observed that the “written description criticizes ‘[c]onventional
16 microprocessors’ that use ‘DMA controllers’ because ‘some processing by the main central
17 processing unit (CPU) of the microprocessor is required.’” (*Id.* at 12:10-13 (quoting ’890, 1:52-
18 58).) The Court accordingly construed “separate DMA CPU” to mean “a central processing unit
19 that accesses memory and that fetches and executes instructions directly, separately, and
20 independently of the main central processing unit.” (*Id.* at 13:3-4 (emphasis added).)

21 TPL’s reply brief does not explain how its construction could be adopted without reading
22 “CPU” out of the claim term “DMA CPU.” TPL does not dispute that Judge Ware accurately
23 described how one of ordinary skill in the art would understand “CPU.” In fact, TPL conceded in
24 its earlier briefing that “DMA controllers” are different from the claimed “DMA CPU” because:
25 “This ‘more traditional DMA controller’ is one that functions more as a **traditional** state machine,
26 **without the ability to fetch its own instructions that characterizes a CPU.**” (*See* Dkt. No. 310
27 in *Acer* action, TPL’s Opening Br. for “Top Ten” Terms, at 9:24-26 (emphasis added).) But the
28 ability to fetch and then execute its own instructions – a feature that undisputedly “characterizes a

1 CPU” – is conspicuously missing from the construction TPL advances before this Court. TPL’s
2 renewed attempt to rewrite the claim to remove “CPU” from “DMA CPU” should be rejected. *See*
3 *K-2 Corp. v. Salomon S.A.*, 191 F.3d 1356, 1364 (Fed. Cir. 1999) (“Courts do not rewrite claims;
4 instead, we give effect to the terms chosen by the patentee”).

5 **C. The “DMA Controller” Embodiment Supports Judge Ware’s Construction.**

6 TPL’s reply brief argues that the ’890 specification treats the DMA CPU and DMA
7 controller as interchangeable. TPL bases this argument entirely on the disclosure of an
8 embodiment in which the DMA CPU is “replaced” with a traditional prior art DMA controller.
9 But as shown below, this embodiment does not suggest that a “DMA CPU” and a “DMA
10 controller” are the same thing; it actually confirms that the two are different.

11 The ’890 specification discloses three embodiments that include structures for handling
12 DMA operations. The first is the microprocessor **50** shown in Figure 2, which includes “DMA
13 CPU **72**,” which is further described in the specification at Column 8, lines 1-24. (’890, 8:1-24,
14 Fig. 5 (showing further details of DMA CPU **72**)). As noted above, that description states that
15 DMA CPU **72** “controls itself and has the ability to fetch and execute instructions” and “operates
16 as a co-processor to the main CPU **70** (FIG. 2) for time specific processing.” (’890, 8:22-24.)

17 Figure 9 of the ’890 patent shows “a layout diagram of a second embodiment of a
18 microprocessor” **310** that is depicted as including “DMA CPU **314**” and “CPU **316**.” (’890, 4:61-
19 63, 10:41, 10:52 and Fig. 9 (middle of figure).) This second embodiment is described as having a
20 larger amount of on-chip memory but is otherwise no different from the microprocessor **50** in
21 Figure 2. (’890, 9:5-6 (“The microprocessor **310** [of Fig. 9] is equivalent to the microprocessor **50**
22 in FIGS. 1-8.”).) Each of microprocessors **50** and **310** has the “dual processors” of a main CPU
23 and a separate DMA CPU. *See* ’890, 9:6-10 (“The microprocessors **50** and **310** are ... requiring
24 fewer than 50,000 transistors for *dual processors 70 and 72* (FIG. 2) or *314 and 316*”)
25 (emphasis added).

26 A separate passage appearing columns later in the ’890 specification describes a third
27 embodiment: “The microprocessor **310** CPU **316** resides on an already crowded DRAM die **312**.
28 To keep chip size as small as possible, the DMA processor **72** of the microprocessor **50** has been

1 replaced with a more traditional DMA controller 314.” (’890, 12:61-65 (emphasis added).) There
2 are no figures associated with this third embodiment. TPL relies on this embodiment, but it
3 actually reinforces Judge Ware’s construction. By disclosing an alternative system in which DMA
4 CPU 72 has been “*replaced* with a more traditional DMA controller 314” (’890, 12:62-13:4
5 (emphasis added)), it confirms that the two are different. If a DMA CPU was the same thing as a
6 DMA controller, as TPL contends, there would be no need to disclose an embodiment in which the
7 DMA CPU is “replaced” with “a more traditional DMA controller.” The specification further
8 explains that this replacement was motivated by the need “[t]o keep chip size as small as possible”
9 (’890, 12:62-63), an objective accomplished by replacing the larger and more complex DMA CPU
10 with the smaller and simpler DMA controller of the prior art.

11 Everything in the intrinsic record confirms that when the specification refers to the DMA
12 CPU and the DMA controller, it is talking about two very different structures. But only one of
13 those structures – the DMA CPU – was actually claimed. The specification describes the more
14 complex DMA CPU as an improvement over the conventional DMA controller, so it makes sense
15 that “DMA CPU” as recited in the claims of the ’890 patent would not cover the prior art DMA
16 controller. And as explained above, the fact that the DMA controller is unclaimed is irrelevant.
17 *See TIP Sys.* 529 F.3d at 1373 (“Our precedent is replete with examples of subject matter that is
18 included in the specification, but is not claimed.”).

19 **III. CONCLUSION**

20 TPL’s improper reconsideration arguments have been previously presented to and properly
21 rejected by Judge Ware in his previous ruling. If the Court is inclined to consider them on the
22 merits, it should reject them again. Because TPL’s construction improperly seeks to lay claim
23 over the DMA controller that the specification distinguishes from the claimed DMA CPU, it
24 should be rejected. For the foregoing reasons, and the reasons stated in Plaintiffs’ opposition brief,
25 TPL’s motion for reconsideration should be denied in its entirety.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

Dated: December 5, 2012

Respectfully submitted,

K&L GATES LLP

By: /s/ Timothy Walker
Timothy P. Walker, Esq.
Timothy.walker@klgates.com
Howard Chen, Esq.
Howard.chen@klgates.com
Harold H. Davis, Jr., Esq.
Harold.davis@klgates.com
Jas Dhillon, Esq.
Jas.dhillon@klgate.com
Jeffrey M. Ratinoff
Jeffrey.ratinoff@klgates.com
K&L Gates LLP
Four Embarcadero Center, Suite 1200
San Francisco, CA 94111
Phone: (415) 882-8200
Fax: (415) 882-8220

***Attorneys for Acer, Inc., Acer America Corp.
and Gateway, Inc.***

Dated: December 5, 2012

COOLEY LLP

By: /s/ Kyle D. Chen
Kyle D. Chen, Esq.
kyle.chen@cooley.com
Heidi L. Keefe, Esq.
hkeefe@cooley.com
Mark R. Weinstein, Esq.
mweinstein@cooley.com
Cooley LLP
3000 El Camino Real
Five Palo Alto Square, 4th Floor
Palo Alto, California 94306
Phone: (650) 843-5000
Fax: (650) 857-0663

***Attorneys for HTC Corporation and HTC
America, Inc.***

1 Dated: December 5, 2012

BAKER & MCKENZIE

2

By: /s/ Edward Runyan

3

Edward Runyan, Esq.

4

Edward.Runyan@bakernet.com

5

Baker & McKenzie

6

130 East Randolph Drive

7

Chicago, IL 60601

8

Phone: (312) 861-8811

9

Fax: (312) 698-2341

10

FILER'S ATTESTATION PURSUANT TO L.R. 5-1(i)(3)

11

I, Kyle D. Chen, attest that concurrence in the filing of PLAINTIFFS' SUR-REPLY IN
12 SUPPORT OF THEIR OPPOSITION TO DEFENDANTS' MOTION FOR
13 RECONSIDERATION OF CERTAIN ASPECTS OF FIRST CLAIM CONSTRUCTION ORDER
14 has been obtained from each of the other Signatories hereto.

15

Executed this 5th day of December, 2012, at Palo Alto, California

17

18

By: /s/ Kyle D. Chen

19

Kyle D. Chen

20

21

1077092

22

23

24

25

26

27

28