	Cases.08-cv-00882-Jw Documents	44 Filed01/06/12 Page1 of 37
	[See Signature Page for Inf	ormation on Counsel for Plaintiffs]
	ινιτές στατ	TES DISTDICT COLIDT
	SAN FKAI	ACISCO DI VISION
-	ACER, INC., ACER AMERICA CORPORATION and GATEWAY, INC.,	Case No. 3:08-cv-00877 JW PLAINTIFFS' CONSOLIDATED RESPONSIVE CLAIM CONSTRUCTION
	v.	RESPONSIVE CLAIM CONSTRUCTION BRIEF
	TECHNOLOGY PROPERTIES LIMITED, PATRIOT SCIENTIFIC CORPORATION, and ALLIACENSE LIMITED	JURY TRIAL DEMANDED
	Defendants.	Date: January 27, 2012 Time: 9:00 a.m.
		Judge: Hon. James Ware
	HTC CORPORATION, HTC AMERICA, INC.,	Case No. 3:08-cv-00882 JW
1	Plaintiffs,	
	v.	
	TECHNOLOGY PROPERTIES LIMITED, PATRIOT SCIENTIFIC CORPORATION, and ALLIACENSE LIMITED,	
	Defendants.	
-	BARCO N.V., a Belgian corporation,	Case No. 3:08-cv-05398 JW
	Plaintiff,	
	v.	
,	TECHNOLOGY PROPERTIES LTD., PATRIOT SCIENTIFIC CORP., ALLIACENSE LTD.,	
	Defendants.	

	Ca	ase3:08-	-cv-00	882-JW Document344	Filed01/06/12 Page2 of 37	
1				TARLE OF	CONTENTS	
2					COMPANIE COMPANIE	P
2	т	ΙΝΙΤΡΟ	יסוורי	ION		
5	ı. H	DISPU	TED T	ERMS		1 1
4	11.	A.	CPU C	lock-Related Terms from	the '336, '148, '749 and '890 Patents	1
5			i.	The "variable speed" cloc	k of the patents-in-suit	2
6			ii.	Construction of "ring osci	illator" ('336, '148, '749, '890)	3
7 8		:	iii.	"Non-controllable" and "v consistent with TPL's des	variable based on the environment" is cription of the ring oscillator during the	e
9		:	iv.	Plaintiffs' construction of adopted	the other clock-related terms should be	e 9
10			v.	Construction of "clocking	g said CPU" ('336 patent)	13
11			vi.	Construction of "operates	asynchronously to" ('336)	14
12			vii.	Construction of "as a fund	ction of parameter variation" ('336/'148	8)16
13		В.	Microp	rocessor Architecture Rela	ated Terms from the '890 and '749 Pate	ents17
14			i.	Construction of "separate unit" ('890)	direct memory access central processir	ng 17
15 16		:	ii.	Construction of "push dow connected to said arithme	wn stack" in "(first) push down stack tic logic unit" ('749)	20
17		:	iii.	Construction of "supply the central processing unit intervele"	ne multiple sequential instructions to sa egrated circuit during a single memory	
18			iv.	Construction of "instruction	on register"	
19			v.	Construction of "multiple	sequential instructions"	
20 21	III.	CONCI	LUSIO	N		
21						
23						
24						
25						
26						
27						
28						
	Case No.	s. 5:08-cv-008	877, 5:08-0	v-00882, 5:08-cv-05398 -1	PLAINTIFFS' CONSOLIDATED R CLAIM CONSTRUC	ESPONSIVE TION BRIEF

	Case3:08-cv-00882-JW Document344 Filed01/06/12 Page3 of 37
1	TABLE OF AUTHORITIES
2	Page(s)
3	CASES
4	Biovail Corp. Int'l v. Andrx Pharms., Inc.,
5	239 F.3d 1297 (Fed. Cir. 2001)
6	<i>Cardiac Pacemakers, Inc. v. St. Jude Med., Inc.,</i> 296 F.3d 1106 (Fed. Cir. 2002)
7	Chimie v. PPG Indus., Inc.,
8	402 F.3d 1371 (Fed. Cir. 2005)
9	Default Proof Credit Card Sys., Inc. v. Home Depot U.S.A., Inc.,
10	412 F.3d 1291 (Fed. Cir. 2005)
11	Desper Prods., Inc. v. QSound Labs, Inc., 157 F.3d 1325 (Fed. Cir. 1998)
12	Dow Chem. Co. v. NOVA Chems. Corp. (Can.),
13	629 F. Supp. 2d 397 (D. Del. 2009)
14	Edwards Lifesciences LLC v. Cook Inc., 582 F 3d 1322 (Fed. Cir. 2009)
15	562 F.50 1522 (Fed. Cli. 2009)
16	<i>Elkay Mfg. Co. v. Ebco Mfg. Co.</i> , 192 F.3d 973 (Fed. Cir. 1999)
17	Inpro II Licensing, S.A.R.L. v. T-Mobile USA, Inc.,
18	450 F.3d 1350 (Fed. Cir. 2006)
19	K-2 Corp. v. Salomon S.A., 191 F 3d 1356 (Fed. Cir. 1999) 19
20	Minnegoft Come y Multi Tech Sug Inc
21	357 F.3d 1340 (Fed. Cir. 2004)
22	Moleculon Research Corp. v. CBS, Inc.,
23	793 F.2d 1261 (Fed. Cir. 1986)
24	Nystrom v. Trex Co., 424 F 3d 1136 (Fed. Cir. 2005) 10
25	Rheor Inc. v. Entact Inc.
26	276 F.3d 1319 (Fed. Cir. 2002)
27	Salazar v. Procter & Gamble Co.,
28	414 F.3d 1342 (Fed. Cir. 2005)
	Case Nos. 5:08-cv-00877, 5:08-cv-00882, 5:08-cv-05398 -ii- PLAINTIFFS' CONSOLIDATED RESPONSIVE CLAIM CONSTRUCTION BRIEF

	Case3:08-cv-00882-JW Document344 Filed01/06/12 Page4 of 37
1	TABLE OF AUTHORITIES
2	Page(s)
3	TIP Sys., LLC v. Phillips & Brooks/Gladwin, Inc.,
4	529 F.3d 1364 (Fed. Cir. 2008) 19
5	<i>Trinity Indus. v. Road Sys.</i> , 121 F. Supp. 2d 1028 (E.D. Tex. 2000)
6 7	University of Pittsburgh v. Hedrick, 573 F.3d 1290 (Fed. Cir. 2009)
8	Statutes
9	$35 \text{ USC} \$ 112 \P 6$ 24
10	55 6.5.6. 3 112 0
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
	Case Nos. 5:08-cv-00877, 5:08-cv-00882, 5:08-cv-05398 -iii- PLAINTIFFS' CONSOLIDATED RESPONSIVE CLAIM CONSTRUCTION BRIEF

	Case3:08-cv-00882-J	W Document344 Filed01/06/12 Page5 of 37
1		
1		<u>TABLE OF ABBREVIATIONS</u>
3 4	'148 patent or '148	U.S. Patent No. 6,598,148, entitled "High Performance Microprocessor Having Variable Speed System Clock," issued July 22, 2003
5 6	'336 patent or '336	U.S. Patent No. 5,809,336, entitled "High Performance Microprocessor Having Variable Speed System Clock," issued September 15, 1998
7 8	'749 patent or '749	U.S. Patent No. 5,440,749, entitled "High Performance, Low Cost Microprocessor Architecture," issued August 8, 1995
9	'890 patent or '890	U.S. Patent No. 5,530,890, entitled "High Performance, Low Cost Microprocessor," issued June 25, 1996
10 11 12	Plaintiffs	Declaratory judgment plaintiffs Acer, Inc., Acer America Corporation, Barco, N.V., Gateway, Inc., HTC Corporation and HTC America, Inc.
12	Defendants or TPL	Declaratory judgment defendants Technology Properties Limited, Patriot Scientific Corporation and Alliacense Limited
14 15	HTC action	HTC Corporation, HTC America, Inc. v. Technology Properties Limited, Patriot Scientific Corporation, and Alliacense Limited, Civil Case No. 5:08-cv-00882 JW
16 17	Acer action	Acer, Inc., Acer America Corporation and Gateway, Inc. v. Technology Properties Limited, Patriot Scientific Corporation, and Alliacense Limited, Civil Case No. 5:08-cv-00877 JW
18	Opening Br.	Defendants' Opening Claim Construction Brief for the "Top Ten" Terms, filed December 23, 2012 (HTC action Dkt. No. 339)
19 20	Chen Decl.	Declaration of Kyle D. Chen in Support of Plaintiffs' Consolidated Responsive Claim Construction Brief
21 22	Ward Order	Memorandum Opinion and Order by Judge T. John Ward, filed June 15, 2007 (Docket No. 259) in <i>Technology Properties Ltd., et</i> <i>al. v. Matsushita Electric Industrial Co., et al.</i> , Civil Action No. 2:05-CV-494 (TJW), in the U.S. District Court for the Eastern
23 24	Talbot	District of Texas, Marshall Division (" <i>TPL v. Matsushita</i> "). U.S. Patent No. 4,689,581, entitled "Integrated Circuit Phase Locked Loop Timing Apparatus," issued August 25, 1987 to Gerald R. Talbot
25 26	Edwards	U.S. Patent No. 4,680,698, entitled "High Density ROM in Separate Isolation Well on Single with Chip," issued July 14, 1987 to Jonathan Edwards, et al.
27 28		
	Case Nos. 5:08-cv-00877, 5:08-cv-00882	2, 5:08-cv-05398 -iV- PLAINTIFFS' CONSOLIDATED RESPONSIVE CLAIM CONSTRUCTION BRIEF

Declaratory relief plaintiffs Acer, HTC and Barco entities as shown on the caption page
 (collectively "Plaintiffs") submit this joint brief in support of their claim construction positions.

3

I.

INTRODUCTION

4 The four patents-in-suit (the '336, '148, '749 and '890 patents) share the same specification 5 and concern features of a commercially failed microprocessor called "Sh-Boom." Plaintiffs' 6 proposed constructions are all based on the intrinsic record provided by the specification and 7 prosecution history. The patent owner's own words, through the specification and file histories of 8 those patents, provide a clear picture of the true, narrow scope of the claims. When the patents 9 were challenged in reexamination, TPL was forced to characterize and amend their claims even 10 more narrowly to avoid prior art. TPL cannot now avoid its disclaimers, disavowals and 11 characterizations of the alleged invention by simply ignoring them or by trying to run away from 12 its own specification and file histories.

Rather than address the intrinsic record, TPL focuses on hearsay rhetoric regarding its ShBoom microprocessor. However, even the article that TPL relies upon describes Sh-Boom as "a
bizarre processor" that was "never a commercial success."¹ Contrary to TPL's rhetoric, the
intrinsic record shows that the patents-in-suit do not cover all microprocessors, but rather, only the
"bizarre" features of Sh-Boom that were not implemented by the Plaintiffs.

18

II. DISPUTED TERMS

19

A. CPU Clock-Related Terms from the '336, '148, '749 and '890 Patents

Five of the "top ten" disputed terms relate to mechanisms for timing or "clocking" a central processing unit ("CPU"): (1) "ring oscillator," (2) "providing an entire variable speed clock disposed upon said integrated circuit substrate," (3) "clocking said central processing unit," (4) "operates asynchronously to," and (5) "as a function of parameter variation." These closelyrelated terms will be discussed together in this brief. Although these terms appear most prevalently in the '336 and '148 patents, the term "ring oscillator" also appears in asserted claims of the '749 and '890 patents. Because the clock-related terms are related and potentially

27

¹ http://spectrum.ieee.org/semiconductors/processors/25-microchips-that-shook-the-world/5

1 dispositive of claims in all four patents-in-suit, this brief will address them first.

2

i. The "variable speed" clock of the patents-in-suit

The CPU in a commercial microprocessor consists of millions of transistors that work together to interpret and execute instructions. To ensure that those millions of transistors work in harmony instead of chaos, a CPU typically relies on a series of timing signals known as "clock signals" to drive its operations. The clock signals, which are generated by a clocking device, are akin to "heartbeats" that drive blood through a human body. The clock signals control (and in fact equal) the speed at which the CPU operates.

9 To operate properly, a CPU's transistors must have enough time between clock signals to
10 complete their operations before the next clock signal arrives. Accordingly, a CPU has a
11 maximum speed that depends on how fast its transistors can operate. To ensure proper operation,
12 the clocking device should never send clock signals "too fast" such that they exceed the CPU's
13 maximum speed. *See* '336, 16:67-17:2 ("CPU **70** will always execute at the maximum frequency
14 possible, but never too fast.").²

Because the transistors in the CPU depend on electrical signals to operate, their maximum speed for proper operation is constrained by how fast the electrical signals can transmit through them, known as "transistor propagation delays." According to the patents-in-suit, these delays depend on varying environmental conditions such as temperature, voltage and manufacturing process, which thus "determine" the CPU's maximum speed. '336, 16:47-50 and 59-60. For example, if the temperature in the environment rises, the CPU's maximum speed for proper operation decreases. '336, 16:59-67.

The patents-in-suit explain that, to avoid clocking the CPU at a rate faster than its maximum speed, prior art systems constrain the clock speed to a fixed rate slow enough to "operate properly in worse [sic] case conditions." '336, 16:48-53. The patents criticize this approach by claiming that this constraint results in a CPU that operates at less than half of its theoretical maximum

All citations to "xx:yy-zz" refer to columns and lines in the referenced patent. As noted in the text, the patents-in-suit share a common specification. For purposes of consistency, this brief will cite to columns and lines in the '336 patent (Chen Decl., Ex. 1) when discussing the five clock-related terms.

1	performance. '336, 16:50-53.	
2	The '336 and '148 patents are both entitled "High Performer and the second seco	rmance Microprocessor Having
3	Variable Speed System Clock" and disclose a <i>variable speed c</i>	lock comprised of transistors on the
4	same integrated circuit as the CPU to provide higher performa	nce when environmental conditions
5	permit. By placing a variable speed clock on the same integrat	ed circuit as the CPU, according to
6	the patents-in-suit, the speed of the variable speed clock and th	e CPU's maximum speed will "vary
7	together" in the same way according to changing environmenta	al conditions. The result of this
8	allegedly improved approach is that "CPU 70 will always exec	ute at the maximum frequency
9	possible, but never too fast." '336, 16:67-17:2.	
10	The only variable speed clock disclosed in the patents-ir	n-suit is a clock generating circuit
11	called a "ring oscillator" that is made of the same transistors or	the same integrated circuit as those
12	in the CPU itself. '336, 16:54-57. According to the patents-in	-suit, because the ring oscillator and
13	the CPU are on the same integrated circuit, they are subject to	the same environmental conditions
14	(temperature, voltage and process), resulting in the CPU "alwa	ys" being clocked at its "maximum
15	frequency possible, but never too fast" under any environmenta	al conditions. '336, 16:54-17:10.
16	ii. Construction of "ring oscillator" ('336, '1	48, '749, '890)
17	In the prior Texas action, Judge Ward construed "ring or	scillator" as "an oscillator having a
18	multiple, odd number of inversions arranged in a loop." Chen	Decl., Ex. 2 at 11. The parties'
19	dispute turns primarily on whether the construction should inco	prporate statements made by TPL in
20	subsequent reexamination concerning the claimed "ring oscilla	tor":
21	Plaintiffs' Construction	TPL's Construction
22	An oscillator having a multiple, odd number of inversions arranged in a loop, wherein the oscillator is: (1) non-	An oscillator having a multiple, odd number of inversions
23	controllable; and (2) variable based on the temperature,	arranged in a loop
24	Plaintiffs' construction includes a "wherein" clause that	incorporates explicit arguments and
25	disavowals that TPL made during reexamination after Judge W	ard's claim construction order and
26	after the dismissal of the Texas action. Specifically, in order to	o overcome a rejection of its claims
27	based on U.S. Patent No. 4,689,581 to Talbot (Chen Decl., Ex.	3), TPL argued that the voltage-
28	, , ,	

1 controlled oscillator ("VCO") of Talbot did not teach the "ring oscillator" of the patents-in-suit.

2 The examiner summarized TPL's arguments, which were made in an in-person interview, as

3 follows:

4

5

6

Continuing, the patent owner further argued that the reference of Talbot does not teach of [sic] a "ring oscillator." The patent owner discussed features of a ring oscillator, such as being **non-controllable**, and being **variable based on the environment**. The **patent owner** argued that **these features distinguish over what Talbot teaches**.

- ⁷ Interview Summary, 2/12/08, Control No. 90/008,227 (emphasis added) (Chen Decl., Ex. 4).
- ⁸ In light of TPL's disavowing arguments made to the PTO after Judge Ward's ruling, the
- ⁹ construction must be adapted to require that the claimed "ring oscillator" be (1) "non-
- ¹⁰ controllable," and (2) "variable based on the environment."³ Federal Circuit law is clear that
- ¹¹ ["[a]rguments made during the prosecution of a patent application are given the same weight as
- 12 claim amendments." *Elkay Mfg. Co. v. Ebco Mfg. Co.*, 192 F.3d 973, 979 (Fed. Cir. 1999). It is
- ¹³ also black letter law that a court "cannot construe the claims to cover subject matter broader than
- ¹⁴ that which the patentee itself regarded as comprising its invention and represented to the PTO."
- ¹⁵ *Microsoft Corp. v. Multi-Tech. Sys., Inc.*, 357 F.3d 1340, 1349 (Fed. Cir. 2004). "The purpose of
- ¹⁶ consulting the prosecution history in construing a claim is to 'exclude any interpretation that was
- ¹⁷ disclaimed during prosecution." *Chimie v. PPG Indus., Inc.,* 402 F.3d 1371, 1384 (Fed. Cir.
- ¹⁸ 2005) (citation omitted). "Accordingly, 'where the patentee has unequivocally disavowed a
- ¹⁹ certain meaning to obtain his patent, the doctrine of prosecution disclaimer attaches and narrows
- ²⁰ the ordinary meaning of the claim congruent with the scope of the surrender." *Id.* (citation
- ²¹ omitted); see also, e.g., Rheox, Inc. v. Entact, Inc., 276 F.3d 1319, 1325 (Fed. Cir. 2002) ("Explicit

²² arguments made during prosecution to overcome prior art can lead to narrow claim interpretations

because 'the public has a right to rely on such definitive statements made during prosecution."")

- 23
- 24

that is disclosed in the specification.") (citation omitted).

^{Plaintiffs' construction requires that the oscillator be "(1) non-controllable; and (2) variable based on the temperature, voltage, and process parameters in the environment." Part (2) of this construction is based on TPL's explanation of the term "environment" in its previous claim construction briefing.} *See* Doc. No. 221 in *Acer* action (02/11/2011 TPL Claim Construction Brief), at 17:17-19 ("According to the '336 specification, 'the ring oscillator frequency is determined by the parameters of temperature, voltage and process.' This is the only 'environment'

1 (citation omitted).

2 The examiner's interview summary is a proper basis for finding a disavowal of claim scope. 3 It expressly reflects what TPL, the patent owner, argued. The Federal Circuit has repeatedly relied 4 upon patent owners' arguments recorded in interview summaries to find that patent owners 5 disavowed claim scope to distinguish prior art. See, e.g., Rheox, Inc. v. Entact, Inc., 276 F.3d 6 1319, 1322 (Fed. Cir. 2002) (disavowal found based on patent owner's arguments that the 7 examiner recorded in interview summary); see also Biovail Corp. Int'l v. Andrx Pharms., Inc., 239 8 F.3d 1297, 1302-04 (Fed. Cir. 2001) (same); Trinity Indus. v. Road Sys., 121 F. Supp. 2d 1028, 9 1044 (E.D. Tex. 2000) ("It is proper to consider the interview summary in claim construction as it is part of the prosecution history.") (citing Athletic Alternatives, Inc. v. Prince Mfg., Inc., 73 F.3d 10 11 1573, 1576 (Fed. Cir. 1996) (relying upon examiner's interview summary of patent owner's 12 statements in claim construction)).

The examiner had no motive to misstate TPL's position, and TPL does not dispute the
accuracy of any aspect of the examiner's summary of TPL's argument. In its opening brief, TPL
cites its own self-serving amendment, written and filed after the examiner's summary, but tellingly
that amendment did not dispute the examiner's summary of TPL's "ring oscillator" argument.

TPL's speculation that the examiner did not rely upon TPL's interview argument regarding
the claimed "ring oscillator" is unsupported and immaterial. The Federal Circuit has held "on
numerous occasions that patentee's statements during prosecution, whether relied on by the
examiner or not, are relevant to claim interpretation." *Microsoft Corp.*, 357 F.3d at 1350.

TPL argues that *Salazar v. Procter & Gamble Co.*, 414 F.3d 1342 (Fed. Cir. 2005), applies, but it does not. *Salazar* held that "unilateral statements by an examiner" in a Notice of Allowance did not give rise to a disavowal by the patent owner. The statements at issue here were not "unilateral statements" by the examiner, but arguments made by TPL. The fact that the examiner recorded TPL's statements does not change the fact that it was TPL, not the examiner, who made them.

27 TPL also misapplies *University of Pittsburgh v. Hedrick*, 573 F.3d 1290 (Fed. Cir. 2009),
28 which refused to give weight to a "terse" and ambiguous interview summary that was unclear

Case3:08-cv-00882-JW Document344 Filed01/06/12 Page11 of 37

concerning which features of the claimed invention, if any, were being distinguished. *Id.* at 1297.
 In the present case, however, TPL clearly argued that the claimed ring oscillator "distinguish[es]
 over what Talbot teaches" because it has "features" such as "being non-controllable, and being
 variable based on the environment." Interview Summary, 2/12/08, Control No. 90/008,227 (Chen
 Decl., Ex. 4). These disavowals clearly identify the claim language and the features on which it is
 distinguished.

7 Finally, there is no merit to TPL's suggestion that its disavowal is ineffective because it 8 occurred in the reexamination of the '148 patent. The '148 patent shares the same specification 9 and is directly related to the other three patents-in-suit, all of which claim a "ring oscillator." The 10 Federal Circuit has made clear that "[a]ny statement of the patentee in the prosecution of a related 11 application as to the scope of the invention would be relevant to claim construction." *Microsoft* 12 *Corp.*, 357 F.3d at 1350. Accordingly, TPL's arguments in the '148 reexamination are relevant to 13 how common claim language should be interpreted in closely-related patents. TPL has not argued 14 that "ring oscillator" should be construed differently in the '148 patent, nor would there be any 15 basis for TPL to do so. In light of TPL's disavowing statements made to the PTO after Judge 16 Ward's ruling, Plaintiffs' proposal should be adopted.

- 17
- 18

iii. "Non-controllable" and "variable based on the environment" is consistent with TPL's description of the ring oscillator during the original prosecution.

TPL's reexamination disavowal as to the ring oscillator being "non-controllable" and
"variable based on the environment" was essentially a shorthand summary of the numerous
arguments the applicants made during the original prosecution of the '336 patent to overcome
multiple prior art references. The original prosecution history underscores that the variable speed
clock is non-controllable because its frequency variation is based on environmental parameters.
TPL distorts the specification to argue the claimed ring oscillator is "controllable via these
[environmental] parameters" because "temperature, voltage and process are all controllable to one

26 degree or another." Opening Br. at 18 (quoting '336, 16:59-60). TPL is wrong. Nowhere does

- 27 the patent or prosecution history suggest using the environmental parameters to somehow control
- 28 the ring oscillator. Instead, as described by the patent and prosecution history, the claimed ring

1 oscillator *naturally* clocks the CPU at its maximum speed because they are comprised of the same 2 transistors on the same integrated circuit and respond to *uncontrollable* variations in temperature, 3 voltage and manufacturing process in the same way. See, e.g., '336 PH 04/15/1996 Amend. at 8 4 (emphasis added) (Chen Decl., Ex. 5 at HTCMSJ000025) ("the microprocessor and clock will 5 naturally tend to vary commensurately in speed as a function of various parameters (*e.g.*, 6 temperature) affecting circuit performance"). No control of the ring oscillator is needed or 7 permitted. Indeed, any control of the ring oscillator would defeat the purpose of the alleged 8 invention by slowing the CPU from its maximum speed, as done in the prior art. 9 In the '336 prosecution history, TPL repeatedly drew the distinction between (a) deliberate 10 "control" of the oscillator's frequency through an input signal, crystal or other component of the 11 system and (b) the ability of the oscillator's frequency to vary based on the "environmental 12 parameters" of temperature, voltage and process. For example, in response to rejections of claims 13 reciting a "variable speed clock," a "ring oscillator variable speed system clock" and an 14 "oscillator," TPL made the following argument: 15 A ring oscillator will oscillate at a frequency determined by its fabrication and design and the operating environment. Thus in this example, the user designs the ring oscillator 16 (clock) to oscillate at a frequency appropriate for the driven device when both the oscillator and the device are under specified fabrication and environmental parameters. Crucial to

- 18 device are on the same substrate, when the fabrication and environmental parameters vary, the oscillation or clock frequency and the frequency capability of the driven 19 device will automatically vary together. This differs from all cited references in that the oscillator or variable speed clock and the driven device are on the same substrate, and 20 that the oscillator or variable speed clock varies in frequency but does not require manual or programmed inputs or external or extra components to do so. 21
- ³³⁶ PH Amend. 07/07/1997 at 5 (Chen Decl., Ex. 5 at HTCMSJ000014) (emphasis added). 22
- 23

17

the present invention is that since both the oscillator or variable speed clock and driven

- The patent owner continued to draw this "crucial" distinction between the prior art's
- concept of "control" (e.g., based on manual or programmed inputs or external components) and the 24
- environmental factors discussed in the patent. For example, the patent owner contrasted the 25
- "frequency controlled" clock in U.S. Patent No. 4,503,500 ("Magar") with the claimed "variable 26
- speed clock," "ring oscillator variable speed system clock" and "oscillator" as follows: 27
- 28

the clock do not vary together due to manufacturing variation, operating voltage and temperature of the IC in the Magar microprocessor . . . This is simply because the Magar microprocessor clock is frequency controlled by a crystal which is also external to the microprocessor. Crystals are by design fixed-frequency devices whose oscillation speed is designed to be tightly controlled and to vary minimally due to variations in manufacturing. operating voltage and temperature. The Magar microprocessor in no way contemplates a variable speed clock as claimed.

See id. at 3-4 (Chen Decl., Ex. 5 at HTCMSJ000012-13) (italics in original; boldface and

underlining added). The patent owner further argued:

[C]rystals are by design fixed-frequency devices whose oscillation frequency is designed to be tightly controlled and to vary minimally due to variations in manufacturing, operating voltage and temperature. The oscillation frequency of a crystal on the same substrate with the microprocessor would inherently not vary due to variations in manufacturing, operating voltage and temperature in the same way as the frequency capability of the microprocessor on the same underlying substrate, as claimed.

- See id. at 4 (Chen Decl., Ex. 5 at HTCMSJ000013) (emphasis added).
 - In another example, the patent owner distinguished the "frequency control information" and
- 13 "clock control signals" in U.S. Patent No. 4,670,837 ("Sheets") from the claimed variable speed
- 14 clocking mechanisms:

1

2

3

4

5

6

7

8

9

10

11

12

15 The present invention does not similarly rely upon provision of frequency control information to an external clock, but instead contemplates providing a ring oscillator 16 clock and the microprocessor within the same integrated circuit. The placement of these 17 elements within the same integrated circuit obviates the need for provision of the type of frequency control information described by Sheets, since the microprocessor and clock 18 will naturally tend to vary commensurately in speed as a function of various parameters (e.g., temperature) affecting circuit performance. Sheets' system for 19 providing **clock control signals** to an external clock is thus seen to be unrelated to the integral microprocessor/clock system of the present invention. 20

- 21 '336 PH 04/15/1996 Amend. at 8 (Chen Decl., Ex. 5 at HTCMSJ000025) (emphasis added).
- 22 Specifically, the patent owner pointed out that the claimed oscillator will "naturally tend to
 - 23 vary commensurately in speed as a function of various parameters (e.g., temperature) affecting
 - 24 circuit performance." Id. (emphasis added). Later, the patentee went even further to distinguish
 - 25 Sheets' clock "in the same integrated circuit" controlled by a "command input" as follows:
 - 26
 - Even if the Examiner is correct that the variable clock in Sheets is in the same integrated circuit as the microprocessor of system 100, that still does not give the claimed subject 27 matter. In Sheets, a command input is required to change the clock speed. In the present invention, the clock speed varies correspondingly to variations in operating 28

Case3:08-cv-00882-JW Document344 Filed01/06/12 Page14 of 37

1 2	parame speed o circuit.	eters of the electronic devices of the micr clock and the microprocessor are fabric No command input is necessary to chang	oprocessor because both the variable ated together in the same integrated the clock frequency.
3	'336 PH 01/	03/1997 Amend. at 4 (Chen Decl., Ex. 5 at	HTCMSJ000016) (emphasis added).
4	As the	e preceding discussion shows, the patent ow	ners consistently characterized the claimed
5	"variable spe	eed clock," "ring oscillator variable system of	clock" and "oscillator" as environmentally
6	dependent, a	nd expressly distinguished prior art clocks t	hat were "controlled," whether through
7	"clock contr	ol signals," "frequency control information,"	" or "command inputs." It should
8	therefore con	me as no surprise that, during reexamination	, TPL again emphasized the "features of a
9	ring oscillate	or, such as being non-controllable, and being	g variable based on the environment" as
10	distinguishir	ng the claims over the prior art. Interview S	ummary, 2/12/08, Control No. 90/008,227
11	(Chen Decl.,	, Ex. 4).	
12		iv. Plaintiffs' construction of the o adopted.	ther clock-related terms should be
13			
14			
15	substrate ² sr	hould be construed together with the other tw	vo "ring oscillator" related terms: "an
16	entire ring o	scillator variable speed system clock in said	single integrated circuit" and "an entire
17	oscillator dis	sposed upon said integrated circuit substrate	." Although the '336 patent language uses
18	three differe	nt terms to claim the variable speed clock in	the claims (i.e., "variable speed clock,"
19	"ring oscilla	tor variable speed system clock" and "oscill	ator,") each side has proposed parallel
20	construction	s for each term with common limitations, as	shown below:
21	Term	Plaintiffs' Construction	TPL's Construction
22	providing an entire	Providing a variable speed clock	Providing a variable speed system clock
23	variable	that is located entirely on the same semiconductor substrate as the CPU and	that is located entirely on the same semiconductor substrate as the CPU and
25	speed clock	does not rely on a control signal or an	does not directly rely on a command
24	disposed	external crystal/clock generator to generate a clock signal,	input control signal or an external crystal/clock generator to generate a
25	integrated	wherein the variable speed clock is: (1)	clock signal
26	circuit substrate	non-controllable; and (2) variable based	
27		parameters in the environment	

1	Term	Plaintiffs' Construction	TPL's Construction
2	an entire ring	A ring oscillator variable speed system clock	A ring oscillator variable speed system clock
3	oscillator	that is located entirely on the same	that is located entirely on the same
4	speed	semiconductor substrate as the CPU and does not rely on a control signal or an	semiconductor substrate as the CPU and does not directly rely on a command
5	system clock in	external crystal/clock generator to	input control signal or an external
6	said single	wherein the ring oscillator variable speed	clock signal
7	integrated	system clock is: (1) non-controllable; and	
8	circuit	(2) variable based on the temperature, voltage, and process parameters in the	
9	an entire	environment An oscillator	An oscillator
10	oscillator disposed	that is located entirely on the same	that is located entirely on the same
11	upon said	semiconductor substrate as the CPU and does not rely on a control signal or an	semiconductor substrate as the CPU and does not directly rely on a command
12	circuit	external crystal/clock generator to	input control signal or an external crystal/clock generator to generate a
13	substrate	wherein the oscillator is: (1) non-	clock signal
14		controllable; and (2) variable based on the temperature voltage and process	
15		parameters in the environment	
16	The p	arties appear to agree that these three terms	present common issues notwithstanding
1/ 10	differences i	n terminology. Both sides have treated the	three terms in parallel fashion, reflecting
18	that they are	supported by the same "ring oscillator" disc	closure in the specification. See Nystrom
19 20	v. Trex Co.,	424 F.3d 1136, 1143 (Fed. Cir. 2005) ("Diff	ferent terms or phrases in separate claims
20	may be cons	strued to cover the same subject matter wher	e the written description and prosecution
22	history indic	cate that such a reading of the terms or phras	es is proper.").
23	The d	isputes regarding these terms fall into two ca	ategories. First, for the reasons explained
24	above, these	terms should incorporate the requirement the	hat the clock be "(1) non-controllable; and
25	(2) variable	based on the temperature, voltage, and proce	ess parameters in the environment," based
26	on the paten	t owner's explicit arguments during prosecu	tion and reexamination.
27	The re	emaining dispute turns on whether the claim	ed variable speed clock "does not rely on a
20	control signa	al" (Plaintiffs' proposal) or whether the sign	al must be a specific "command input

Case3:08-cv-00882-JW Document344 Filed01/06/12 Page16 of 37

1 control signal" that is "directly" relied upon, as TPL proposes. Plaintiffs' construction 2 incorporates TPL's arguments that the variable speed clock must be "non-controllable." Logically, 3 a "non-controllable" clock cannot rely in any way – directly, indirectly, or otherwise – on any "control signal," whether it is based upon "clock control signals," "frequency control information," 4 5 or "command inputs," which was disclaimed during the '336 prosecution. Indeed, the 6 specification discloses no "control signal" for the claimed clocking mechanisms, and inclusion of 7 the word "directly" has no support in the intrinsic record. Plaintiffs' proposed language, which 8 does not include "directly" or "command input," should therefore be adopted.

9 TPL's proposal also improperly attempts to recapture subject matter it surrendered when it 10 distinguished the Talbot reference. TPL now contends that a clocking circuit known as a "phase 11 locked loop" ("PLL") infringes the "non-controllable" clocking mechanisms, despite the fact that 12 TPL previously argued that its claims do not cover such an arrangement in order to overcome the 13 Talbot reference. See generally HTC's Motion for Summary Judgment of Non-Infringement (Doc. 14 No. 293 in *HTC* action). Talbot discloses a phase-locked loop (PLL), as confirmed by its title: "Integrated Circuit Phase Locked Looped Timing Apparatus." The PLL that TPL attempted to 15 16 distinguish is shown in Figure 1 of Talbot reproduced below (the PLL is numbered as 4):



A phase-locked loop provides a clock whose output frequency is *controlled* by locking the phase
of the output clock signal to the phase of the input clock signal provided by an external crystal
clock. For example, if the frequency of the crystal clock relied upon by a phase-locked loop is 10

Case3:08-cv-00882-JW Document344 Filed01/06/12 Page17 of 37

1 MHz (10 million cycles per second), the phase-locked loop can multiply the crystal frequency by 2 2 or 3 to provide clock signal frequencies at 20 MHz or 30 MHz, respectively. 3 As noted above, TPL argued that the claimed ring oscillator was "non-controllable" and

"variable based on the environment," and was distinguishable from Talbot. The particular 5 oscillator in Talbot was a "voltage-controlled oscillator," shown as "VCO" in Figure 1 above

6 (item 12). See Amendment, 2/26/08 at 11 (Chen Decl., Ex. 6) and Interview Summary, 2/12/08,

7 Control No. 90/008,227 (Chen Decl., Ex. 4). The frequency of Talbot's voltage-controlled

8 oscillator **12** is "controlled" by a "control signal" based upon the external clock signal (item 3).

9 See Talbot at 2:58-63, 3:7-16, 3:26-36 (Chen Decl., Ex. 3) ("[A] convertor and filter circuit 11 . . .

10 is arranged to convert the output pulses from the comparator 7 into a voltage signal for

11 controlling the frequency of oscillation of a voltage controlled oscillator circuit 12.")

12 (emphasis added). Talbot's voltage-controlled oscillator, therefore, relies on a control signal and

13 an external crystal/clock generator to generate its clock signal. See id.

14 TPL's clear disclaimer of Talbot's voltage-controlled oscillator confirms that the claimed 15 clocking mechanisms do not include a clock that relies on a control signal (voltage, current or 16 otherwise) or external crystal clock generator. In fact, absent its reliance on the control signal and 17 external clock, Talbot's voltage-controlled oscillator 12 is structurally no different than an 18 "oscillator having a multiple, odd number of inversions arranged in a loop," which is how TPL 19 proposes to construe the term "ring oscillator." See Wolfe Decl. in support of Plaintiffs' Sur-Reply (Doc. No. 266 in Acer action).⁴ 20

21 As noted, TPL now seeks to accuse the same type of voltage-controlled clocks it had to 22 disclaim during prosecution and reexamination. See Chen Ex. 7. It would be improper to permit 23 this. See Desper Prods., Inc. v. OSound Labs, Inc., 157 F.3d 1325, 1340 (Fed. Cir. 1998) ("Post-24 hoc, litigation-inspired argument cannot be used to reclaim subject matter that the public record in 25 the PTO clearly shows has been abandoned."). Because the claimed clocking mechanisms are 26 non-controllable and cannot rely on any signal, directly or otherwise, the words "directly" and

27

⁴ Judge Fogel permitted the filing of the Wolfe Declaration during the prior briefing to rebut TPL's 28 incorrect factual assertion that Talbot did not disclose an odd number of inversions in a loop.

Case3:08-cv-00882-JW Document344 Filed01/06/12 Page18 of 37

"command input" should be removed from Judge Ward's construction, and Plaintiffs' proposals 1

2 should be adopted in their entirety.

3

v. Construction of "clocking said CPU" ('336 patent)

4 The disputed phrase, "clocking said CPU," is in all asserted claims of the '336 patent. The 5 dispute is whether the claimed variable speed clock will time the operation of the CPU at its 6 maximum frequency as disclosed by the specification:

7	Plaintiffs' Construction [JCCS 20] TPL's Construction
8	Timing the operation of the CPU such that it will always execute at the maximum frequency possible, but never too fastTiming the operation of the CPU
9	Plaintiffs' construction of "clocking said CPU" states that the CPU "will always execute at
10	the maximum frequency possible, but never too fast," that is based directly on the clear statements
11	in the specification and prosecution history. As noted above, the specification criticizes prior art
12	approaches resulting in a CPU that operates at less than half of its theoretical maximum
13	performance. '336, 16:50-53. The specification instead asserts that the alleged invention, "[b]y
14	deriving system timing from the ring oscillator 430, CPU 70 will always execute at the
15	maximum frequency possible, but never too fast." '336, 16:59-17:2 (emphasis added).
16	TPL argues that Plaintiffs' construction attempts to import limitations from the
17	specification. TPL is wrong. This patent is not entitled to claims broader than the sole
18	embodiment in the specification. When the embodiment "is described in the specification as the
19	invention itself, the claims are not necessarily entitled to a scope broader than that embodiment."
20	Edwards Lifesciences LLC v. Cook Inc., 582 F.3d 1322, 1330 (Fed. Cir. 2009) (citation omitted).
21	Moreover, "[w]here the specification makes clear that the invention does not include a particular
22	feature, that feature is deemed to be outside the reach of the claims of the patent, even though the
23	language of the claims, read without reference to the specification, might be considered broad
24	enough to encompass the feature in question." Id. at 1329 (citation omitted). And finally, when
25	the specification "describes a feature of the invention and criticizes other products that lack
26	that same feature, this operates as a clear disavowal of these other products" Id. at 1333.
27	All of these principles apply here because the specification emphatically declares that the

- 27
- 28

Case3:08-cv-00882-JW Document344 Filed01/06/12 Page19 of 37

CPU of the alleged invention "always" executes at the maximum frequency and criticizes products
that lack that feature. The patent owner also relied on this feature to distinguish the Sheets
reference during prosecution of the '336 patent, arguing that "CPU 70 executes at the fastest speed
possible using the adaptive ring counter clock 430." Amendment, 4/15/96 at 8-9 (Chen Decl.,
Ex. 8). The term "clocking said CPU" should therefore be construed to require "timing the
operation of the CPU such that it will always execute at its maximum frequency possible, but
never too fast."

8

vi. Construction of "operates asynchronously to" ('336)

9 The phrase "operates asynchronously to" appears at the end of claims 11, 13 and 16 and is
10 part of the longer phrase: "wherein said central processing unit **operates asynchronously to** said
11 input/output interface." The dispute is whether operating "asynchronously" excludes synchronous
12 operation using independent clocks:

13 14

As discussed above, the patent discloses a variable speed ring oscillator that clocks the CPU 15 at its maximum frequency possible while varying its frequency based on the environmental 16 conditions. However, for the CPU to communicate with outside components, "[t]he external world 17 must be synchronized to the microprocessor 50 for operations such as video display updating and 18 disc drive reading and writing." '336, 17:23-25. To synchronize the microprocessor with the 19 external world, a second, fixed speed clock for timing the I/O interface is provided. "This 20 synchronization is performed by the I/O interface 432, speed of which is controlled by a 21 conventional crystal clock **434**." '336, 17:25-27. The specification explains that this "dual clock 22 scheme" has the additional advantage of not dragging down the CPU's speed with the typically 23 slower I/O interface. '336, 17:12-21. 24

To allow the CPU to always execute at the maximum frequency possible and not be dragged down by the speed of the I/O interface, the CPU must operate "asynchronously," *i.e.*, without a timing relationship with, the I/O interface. Indeed, it is logically impossible for the CPU's environmentally dependent "*variable* speed clock" to have any timing relationship with the I/O

28

25

26

27

Plaintiffs' Construction [JCCS 29]

operates without a timing relationship to/with

TPL's Construction

timed by independent clock signals

1 interface's *fixed* frequency clock.

2 TPL's proposed construction, "timed by independent clock signals," is contrary to the plain 3 meaning of "asynchronous" because "independent" clock signals can nevertheless have a timing relationship with one other – in other words, be "synchronized." Anything that is synchronized, by 4 5 definition, is not "asynchronous." A simple example of "independent" yet synchronized clocks 6 comes from old war movies in which soldiers synchronize their "independent" wrist watches. 7 During reexamination, TPL actually dedicated an entire section entitled "Synchronism Does Not 8 Preclude Independence" to distinguish the Kato prior art by arguing that "independent" clocks may 9 nonetheless be synchronous. See Amendment, 9/8/08, pp. 21-22 of 28 (Chen Decl., Ex. 9). TPL's 10 argument that two "independent" clocks can nonetheless operate "synchronously" fatally 11 undermines its current litigation position on the meaning of "asynchronously." TPL's proposed 12 construction, as admitted by TPL, improperly includes both asynchronous and synchronous 13 operations, contrary to the plain claim language.

14 TPL's definition is derived entirely from an excerpt of an extrinsic reference, Computation 15 Structures, that TPL submitted to the PTO in the reexamination. See Opening Br. at 12. TPL's 16 reliance on this textbook is problematic. Because the excerpt was submitted to the PTO during 17 this litigation, perhaps in anticipation of claim construction, it should be given little weight. See 18 Moleculon Research Corp. v. CBS, Inc., 793 F.2d 1261, 1270 (Fed. Cir. 1986) (observing that 19 documents submitted to PTO during litigation "might very well contain merely self-serving 20 statements which likely would be accorded no more weight than testimony of an interested witness 21 or argument of counsel."). TPL's reliance on its own submission also improperly attempts to use 22 the prosecution history to broaden the scope of its claims. See, e.g., Dow Chem. Co. v. NOVA 23 Chems. Corp. (Can.), 629 F. Supp. 2d 397, 415 (D. Del. 2009) ("[Plaintiff] does not cite any 24 authority, and the Court is not aware of any, suggesting that the prosecution history can be used to 25 broaden the scope of claims beyond that which is supported by the specification.").

A more relevant portion of that textbook, which TPL failed to submit to the PTO or this
Court, shows that by "independent clocks," the textbook actually describes separate clocks with no
timing relationship. In a section entitled "Multiple-Clock Systems," the book describes a situation

1	involving "multiple asynchronous clocks, each clock a free-running oscillator generating [clock
2	signals] independently of the others." Chen Decl., Ex. 10 at 175 (emphasis added). The book goes
3	on to explain: "This relationship is common among large, independently designed subsystems; as
4	an extreme example, the interconnection of two separate computers (each of which may run
5	synchronously with its single clock) constitutes a system with at least two unsynchronized clocks."
6	Id. Two separate computers, which might have been powered on at different times and may be
7	separated by great distances, present a clear example of two things that operate without a timing
8	relationship with each other, or in other words, asynchronously. This passage clarifies that when
9	Computation Structures uses the term "independent" in the context of asynchronous operations, it
10	is referring to the lack of a timing relationship.
11	vii. Construction of "as a function of parameter variation" ('336/'148)
12	The '336 and '148 patents require that the CPU's maximum speed for proper operations and
13	the "oscillator" vary in the same way "as a function of parameter variation" in fabrication or
14	operational parameters. The two sides' competing proposals are below:
15	Plaintiffs' Construction TPL's Construction
15	Plaintiffs' ConstructionTPL's Constructionin a determined functional relationship with parameter variationbased on parameter variation
15 16	Plaintiffs' ConstructionTPL's Constructionin a determined functional relationship with parameter variationbased on parameter variationThe specification explains that the temperature, voltage and process parameters in the
15 16 17	Plaintiffs' ConstructionTPL's Constructionin a determined functional relationship with parameter variationbased on parameter variationThe specification explains that the temperature, voltage and process parameters in theenvironment "determine" the CPU's and the oscillator's frequencies in a "functional relationship:"
15 16 17 18	Plaintiffs' ConstructionTPL's Constructionin a determined functional relationship with parameter variationbased on parameter variationThe specification explains that the temperature, voltage and process parameters in theenvironment "determine" the CPU's and the oscillator's frequencies in a "functional relationship:"The ring oscillator['s] frequency is determined by the parameters of temperature,voltage and processAt room temperature the frequency will be in the
 15 16 17 18 19 20 	Plaintiffs' ConstructionTPL's Constructionin a determined functional relationship with parameter variationbased on parameter variationThe specification explains that the temperature, voltage and process parameters in theenvironment "determine" the CPU's and the oscillator's frequencies in a "functional relationship:"The ring oscillator['s] frequency is determined by the parameters of temperature, voltage, and process. At room temperature, the frequency will be in the neighborhood of 100 MHZ. At 70 degrees Centigrade, the speed will be 50 MHZ.
 15 16 17 18 19 20 21 	Plaintiffs' ConstructionTPL's Constructionin a determined functional relationship with parameter variationbased on parameter variationThe specification explains that the temperature, voltage and process parameters in theenvironment "determine" the CPU's and the oscillator's frequencies in a "functional relationship:"The ring oscillator['s] frequency is determined by the parameters of temperature, voltage, and process. At room temperature, the frequency will be in the neighborhood of 100 MHZ. At 70 degrees Centigrade, the speed will be 50 MHZ. The ring oscillator 430 is useful as a system clock, because its performance tracks the parameters which similarly affect all other transistors on the same silicon die.
 15 16 17 18 19 20 21 22 	Plaintiffs' ConstructionTPL's Constructionin a determined functional relationship with parameter variationbased on parameter variationThe specification explains that the temperature, voltage and process parameters in theenvironment "determine" the CPU's and the oscillator's frequencies in a "functional relationship."The ring oscillator['s] frequency is determined by the parameters of temperature, voltage, and process. At room temperature, the frequency will be in the neighborhood of 100 MHZ. At 70 degrees Centigrade, the speed will be 50 MHZ. The ring oscillator 430 is useful as a system clock, because its performance tracks the parameters which similarly affect all other transistors on the same silicon die.
 15 16 17 18 19 20 21 22 	Plaintiffs' ConstructionTPL's Constructionin a determined functional relationship with parameter variationbased on parameter variationThe specification explains that the temperature, voltage and process parameters in theenvironment "determine" the CPU's and the oscillator's frequencies in a "functional relationship:"The ring oscillator['s] frequency is determined by the parameters of temperature, voltage, and process. At room temperature, the frequency will be in the neighborhood of 100 MHZ. At 70 degrees Centigrade, the speed will be 50 MHZ. The ring oscillator 430 is useful as a system clock, because its performance tracks the parameters which similarly affect all other transistors on the same silicon die.'336, 16:59-67 (emphasis added). By disclosing that the ring oscillator's frequency is "determined"
 15 16 17 18 19 20 21 22 23 	Plaintiffs' ConstructionTPL's Constructionin a determined functional relationship with parameter variationbased on parameter variationThe specification explains that the temperature, voltage and process parameters in theenvironment "determine" the CPU's and the oscillator's frequencies in a "functional relationship:"The ring oscillator['s] frequency is determined by the parameters of temperature, voltage, and process. At room temperature, the frequency will be in the neighborhood of 100 MHZ. At 70 degrees Centigrade, the speed will be 50 MHZ. The ring oscillator 430 is useful as a system clock, because its performance tracks the parameters which similarly affect all other transistors on the same silicon die.'336, 16:59-67 (emphasis added). By disclosing that the ring oscillator's frequency is a
 15 16 17 18 19 20 21 22 23 24 	Plaintiffs' ConstructionTPL's Constructionin a determined functional relationship with parameter variationbased on parameter variationThe specification explains that the temperature, voltage and process parameters in theenvironment "determine" the CPU's and the oscillator's frequencies in a "functional relationship:"The ring oscillator['s] frequency is determined by the parameters of temperature, voltage, and process. At room temperature, the frequency will be in the neighborhood of 100 MHZ. At 70 degrees Centigrade, the speed will be 50 MHZ. The ring oscillator 430 is useful as a system clock, because its performance tracks the parameters which similarly affect all other transistors on the same silicon die.'336, 16:59-67 (emphasis added). By disclosing that the ring oscillator's frequency is a "function" of the parameters' variation, the claims require that the frequency of the CPU and the
 15 16 17 18 19 20 21 22 23 24 25 	Plaintiffs' ConstructionTPL's Constructionin a determined functional relationship with parameter variationbased on parameter variationThe specification explains that the temperature, voltage and process parameters in theenvironment "determine" the CPU's and the oscillator's frequencies in a "functional relationship:"The ring oscillator['s] frequency is determined by the parameters of temperature, voltage, and process. At room temperature, the frequency will be in the neighborhood of 100 MHZ. At 70 degrees Centigrade, the speed will be 50 MHZ. The ring oscillator 430 is useful as a system clock, because its performance tracks the parameters which similarly affect all other transistors on the same silicon die.'336, 16:59-67 (emphasis added). By disclosing that the ring oscillator's frequency is a "function" of the parameters' variation, the claims require that the frequency of the CPU and the on-chip oscillator have a specific and unique value for any given combination of temperature,
 15 16 17 18 19 20 21 22 23 24 25 26 	Plaintiffs' ConstructionTPL's Constructionin a determined functional relationship with parameter variationbased on parameter variationThe specification explains that the temperature, voltage and process parameters in theenvironment "determine" the CPU's and the oscillator's frequencies in a "functional relationship:"The ring oscillator['s] frequency is determined by the parameters of temperature, voltage, and process. At room temperature, the frequency will be in the neighborhood of 100 MHZ. At 70 degrees Centigrade, the speed will be 50 MHZ. The ring oscillator 430 is useful as a system clock, because its performance tracks the parameters which similarly affect all other transistors on the same silicon die.'336, 16:59-67 (emphasis added). By disclosing that the ring oscillator's frequency is a "function" of the parameters' variation, the claims require that the frequency of the CPU and the on-chip oscillator have a specific and unique value for any given combination of temperature, voltage and process. Put another way, for a given combination of temperature, voltage and process
 15 16 17 18 19 20 21 22 23 24 25 26 27 	Plaintiffs' Construction TPL's Construction in a determined functional relationship with parameter variation based on parameter variation The specification explains that the temperature, voltage and process parameters in the environment "determine" the CPU's and the oscillator's frequencies in a "functional relationship:" The ring oscillator['s] frequency is determined by the parameters of temperature, voltage, and process. At room temperature, the frequency will be in the neighborhood of 100 MHZ. At 70 degrees Centigrade, the speed will be 50 MHZ. The ring oscillator 430 is useful as a system clock, because its performance tracks the parameters which similarly affect all other transistors on the same silicon die. '336, 16:59-67 (emphasis added). By disclosing that the ring oscillator's frequency is a "function" of the parameters' variation, the claims require that the frequency of the CPU and the on-chip oscillator have a specific and unique value for any given combination of temperature, voltage and process. Put another way, for a given combination of temperature, voltage and process parameters' frequency's frequency is the cPU's and the on-chip oscillator's frequency.

Case3:08-cv-00882-JW Document344 Filed01/06/12 Page22 of 37

1 numerical example provided by the specification in fact suggests such a determined functional 2 relationship. '336, 16:60-63 ("At room temperature, the frequency will be in the neighborhood of 100 MHZ. At 70 degrees Centigrade, the speed will be 50 MHZ."). Plaintiffs' proposed 3 4 construction captures this requirement of a "determined" value. Plaintiffs' construction is also 5 consistent with and interpretive of the example in the specification discussed above.

6 7

TPL's proposed construction is too vague and claims, as environmental parameters vary, non-reproducible, even random (*i.e.*, undetermined) CPU and oscillator frequencies for a given combination of temperature, voltage and process. Thus, TPL's proposal should be rejected.

8 9

Microprocessor Architecture Related Terms from the '890 and '749 Patents **B**.

10 The '890 and '749 patents, both entitled "High Performance, Low Cost Microprocessor 11 Architecture," disclose different aspects of a specialized microprocessor system. The following 12 five related terms from the '890 and '749 patents will be discussed together: "separate direct 13 memory access central processing unit," "(first) push down stack connected to said arithmetic logic 14 unit," "supplying the multiple sequential instructions to said central processing unit integrated circuit during a single memory cycle," "instruction register" and "multiple sequential instructions." 15 Construction of "separate direct memory access central processing unit" i. 16

17

('890)

The '890 patent purports to describe aspects of the specialized microprocessor architecture 18 intended to allow faster access to certain memory locations. Claim 11, the only independent claim 19 of the '890 patent following the reexamination,⁵ recites "[a] microprocessor, which comprises a 20 main central processing unit and a separate direct memory access central processing unit in a single integrated circuit...." '890, Reexam. Cert., Claim 11 (Chen Decl., Ex. 11) (emphasis added).

performance of computer systems. DMA allows certain subsystems or components within a

computer (such as a disk drive or other device) to transfer data to memory without the main CPU

having to perform the actual data transfer, allowing the CPU to perform other tasks. The '890

patent acknowledges that conventional "DMA controllers can provide routine handling of DMA

The term "direct memory access" or "DMA" is a well-known technology for improving the

23 24

21

22

25

26

27

28 Claim 1 was canceled in the reexamination and new claim 11 was added.

Case3:08-cv-00882-JW Document344 Filed01/06/12 Page23 of 37

1 requests and responses, but some processing by the main central processing unit (CPU) of the 2 microprocessor is required." '890, 1:55-58. The '890 patent purports to address this problem by 3 claiming a "separate direct memory access central processing unit" ("separate DMA CPU"), for 4 which the parties have proposed the following constructions:

5	Plaintiffs' Construction	TPL's Construction
	a separate central processing unit that fetches and	electrical circuit for reading and
6	executes instructions for performing direct memory	writing to memory that is separate
7	access without using the main central processing unit	from a main CPU
/		

Plaintiffs' proposed construction is the only one that comports with the specification and 8 claim language of the '890 patent. The claim language itself recites "a separate direct memory 9 access central processing unit," which is "separate" in the sense that it is physically and 10 functionally distinct from the main CPU. As explained in the specification: "The DMA CPU 72 11 controls itself and has the ability to fetch and execute instructions. It operates as a co-processor to 12 the main CPU 70 (FIG. 2) for time specific processing." '890, 8:22-24. The specification criticizes 13 "conventional microprocessors" that use "DMA controllers" because "some processing by the main 14 central processing unit (CPU) of the microprocessor is required." '890, 1:52-58. The specification 15 identifies as an object of the invention a processor "in which DMA does not require use of the main 16 CPU during DMA requests and responses and which provides very rapid DMA response with 17 predictable response times." '890, 2:2-5. The specification confirms, therefore, that a separate 18 DMA CPU is a separate CPU that fetches and executes instructions for performing DMA without 19 using the main CPU, as Plaintiffs have proposed. 20

TPL's proposal should be rejected because it ignores the "CPU" in the claim term "DMA CPU." TPL relies on the disclosure of a "DMA controller" embodiment that, as a matter of plain claim language, is unclaimed. The DMA CPU, unlike a conventional DMA controller, has the ability to fetch and execute instructions. TPL concedes in its opening brief that "DMA controllers" 24 are different from the claimed "DMA CPU" because: "This 'more traditional DMA controller' is 25 one that functions more as a traditional state machine, without the ability to fetch its own 26 instructions that characterizes a CPU." Opening Br. at 9:24-26 (emphasis added). But the ability to fetch instructions - a feature that even TPL concedes "characterizes a CPU" - is

28

27

21

22

Case3:08-cv-00882-JW Document344 Filed01/06/12 Page24 of 37

conspicuously missing from its construction of DMA CPU. TPL's construction attempts to rewrite
 the claim to remove "CPU" from the claim term "DMA CPU." This would be improper. *See K-2 Corp. v. Salomon S.A.*, 191 F.3d 1356, 1364 (Fed. Cir. 1999) ("Courts do not rewrite claims;
 instead, we give effect to the terms chosen by the patentee").

- 5 TPL attempts to equate the DMA CPU 314 of Figure 9 with a DMA controller, but TPL is 6 wrong. Figure 9 shows "a layout diagram of a second embodiment of a microprocessor" that has a 7 "DMA CPU 314." '890, 4:61-63 and Fig. 9. A separate passage appearing eight columns later in 8 the specification describes a different and unclaimed embodiment in which "the DMA processor 72 9 of the microprocessor 50 has been replaced with a more traditional DMA controller 314." '890, 10 12:62-13:4. That passage makes no reference to Figure 9 or the DMA CPU described earlier in the 11 specification, and in fact, actually supports Plaintiffs' position. By disclosing an alternative system 12 in which a DMA CPU has been "**replaced** with a more traditional DMA controller 314" ('890, 13 12:62-13:4 (emphasis added)), the specification actually confirms that a DMA CPU is **different** 14 from a DMA controller.
- 15 TPL's assertion that Plaintiffs' construction would exclude a preferred embodiment is 16 similarly without merit. The Federal Circuit has repeatedly recognized that a specification can 17 disclose subject matter not covered by the claims. See TIP Sys., LLC v. Phillips & 18 Brooks/Gladwin, Inc., 529 F.3d 1364, 1373 (Fed. Cir. 2008) ("Our precedent is replete with 19 examples of subject matter that is included in the specification, but is not claimed."). "Therefore, 20 the mere fact that there is an alternative embodiment disclosed in the [patent-in-suit] that is not 21 encompassed by [a proposed] claim construction does not outweigh the language of the claim, 22 especially when [that] construction is supported by the intrinsic evidence." Id. Because the 23 specification describes the DMA CPU as an improvement and replacement over the conventional 24 DMA controller, it makes sense that the claims exclude the DMA controller. Because TPL's 25 construction improperly seeks to lay claim over the DMA controller that the specification 26 distinguishes from the claimed DMA CPU, it should be rejected.
- 27
- 28

Case3:08-cv-00882-JW Document344 Filed01/06/12 Page25 of 37

	main CPU can initiate memory transfers. Opening Br. at 10:3-8.6 This are	gument misses the point
2	completely: the issue is what a DMA CPU can do without the main CPU,	not what the main CPU
3	can do (with or without a DMA CPU). Although a main CPU can initiate	a memory transfer
4	request, the specification makes clear that the DMA memory transfer is ac	tually <i>performed</i> by the
5	DMA CPU – not the main CPU. '890, 2:2-5. Plaintiffs' proposed language	ge, "performing direct
6	memory access without using the main [CPU]," is therefore accurate and s	hould be adopted.
7	ii. Construction of "push down stack" in "(first) push d to said arithmetic logic unit" ('749)	own stack connected
ð 0	The '749 patent claims a specialized microprocessor architecture with	ith a "first push down
9	stack." (Chen Decl., Ex. 13.) The operation of a push down stack is often	explained by analogy to
10	a spring-loaded stack of plates at a cafeteria in which the most recently sto	red plate is pushed onto
11	the top of the plate stack. The top item in the stack, the one that was most	recently added, is also
12	the first to be removed. A push down stack, therefore, operates in a "last-i	n-first-out" manner.
13	When a new item is placed on the top of the stack, it "pushes" the other ite	ems down by one storage
15	space, causing the other items to move towards the bottom of the stack by	one space. This
16	everyday analogy is consistent with how the term "push down stack" is us	ed in the '749 patent, and
10	is captured by Plaintiff's proposed construction:	
17	1 5 1 1	
17	Plaintiffs' Construction	TPL's Construction
17 18	Plaintiffs' Construction data storage elements organized from top to bottom to provide last-in	TPL's Construction data storage elements
17 18	Plaintiffs' Construction data storage elements organized from top to bottom to provide last-in first-out access to stored items, wherein any previously stored items	TPL's Construction data storage elements organized to provide
17 18 19	Plaintiffs' Constructiondata storage elements organized from top to bottom to provide last-infirst-out access to stored items, wherein any previously stored itemspropagate towards the bottom by one data storage element when a	TPL's Construction data storage elements organized to provide last-in first-out access
17 18 19 20	Plaintiffs' Constructiondata storage elements organized from top to bottom to provide last-infirst-out access to stored items, wherein any previously stored itemspropagate towards the bottom by one data storage element when anew item is stored in the top data storage element	TPL's Construction data storage elements organized to provide last-in first-out access to items
17 18 19 20 21	Plaintiffs' Construction data storage elements organized from top to bottom to provide last-in first-out access to stored items, wherein any previously stored items propagate towards the bottom by one data storage element when a new item is stored in the top data storage element The term "push down stack" is a component of the larger phrase, "f	TPL's Construction data storage elements organized to provide last-in first-out access to items irst push down stack
 17 18 19 20 21 22 	Plaintiffs' Construction data storage elements organized from top to bottom to provide last-in first-out access to stored items, wherein any previously stored items propagate towards the bottom by one data storage element when a new item is stored in the top data storage element The term "push down stack" is a component of the larger phrase, "f connected to said arithmetic logic unit," which is among the top ten terms and an example.	TPL's Construction data storage elements organized to provide last-in first-out access to items irst push down stack d addressed separately
 17 18 19 20 21 22 23 	Plaintiffs' Construction data storage elements organized from top to bottom to provide last-in first-out access to stored items, wherein any previously stored items propagate towards the bottom by one data storage element when a new item is stored in the top data storage element The term "push down stack" is a component of the larger phrase, "f connected to said arithmetic logic unit," which is among the top ten terms an below. ⁷ Plaintiffs' construction of "push down stack" should be adopted becaute	TPL's Construction data storage elements organized to provide last-in first-out access to items irst push down stack ad addressed separately use it is consistent with the
 17 18 19 20 21 22 23 24 	Plaintiffs' Construction data storage elements organized from top to bottom to provide last-in first-out access to stored items, wherein any previously stored items propagate towards the bottom by one data storage element when a new item is stored in the top data storage element The term "push down stack" is a component of the larger phrase, "f connected to said arithmetic logic unit," which is among the top ten terms an below. ⁷ Plaintiffs' construction of "push down stack" should be adopted becau intrinsic record and, unlike TPL's construction, explains for the jury what "last-	TPL's Construction data storage elements organized to provide last-in first-out access to items irst push down stack ad addressed separately use it is consistent with the -in-first-out" means.
 17 18 19 20 21 22 23 24 25 26 27 	Plaintiffs' Construction data storage elements organized from top to bottom to provide last-in first-out access to stored items, wherein any previously stored items propagate towards the bottom by one data storage element when a new item is stored in the top data storage element The term "push down stack" is a component of the larger phrase, "f connected to said arithmetic logic unit," which is among the top ten terms an below. ⁷ Plaintiffs' construction of "push down stack" should be adopted becau intrinsic record and, unlike TPL's construction, explains for the jury what "last- ⁶ TPL mischaracterizes the testimony of Dr. Wolfe on this point. When a perform any DMA-related operations, he testified: "Any? I don't think s 167:11-13 (Chen Decl., Ex. 12). Dr. Wolfe did testify that the main CPU element of data from memory, but made clear that such a request is not a <i>Id.</i> at 167:19-168:10.	TPL's Construction data storage elements organized to provide last-in first-out access to items irst push down stack ad addressed separately use it is consistent with the -in-first-out" means. sked if the main CPU can to." Wolfe Depo. at can request a single "DMA-related" function.
 17 18 19 20 21 22 23 24 25 26 27 28 	Plaintiffs' Construction data storage elements organized from top to bottom to provide last-in first-out access to stored items, wherein any previously stored items propagate towards the bottom by one data storage element when a new item is stored in the top data storage element The term "push down stack" is a component of the larger phrase, "f connected to said arithmetic logic unit," which is among the top ten terms an below. ⁷ Plaintiffs' construction of "push down stack" should be adopted becau intrinsic record and, unlike TPL's construction, explains for the jury what "last- ⁶ TPL mischaracterizes the testimony of Dr. Wolfe on this point. When a perform any DMA-related operations, he testified: "Any? I don't think s 167:11-13 (Chen Decl., Ex. 12). Dr. Wolfe did testify that the main CPU element of data from memory, but made clear that such a request is not a <i>Id.</i> at 167:19-168:10. ⁷ Because "push down stack" is a component of "push down stack connec logic unit," the parties are in agreement that these terms count as a single	TPL's Construction data storage elements organized to provide last-in first-out access to items irst push down stack ad addressed separately use it is consistent with the -in-first-out" means. sked if the main CPU can to." Wolfe Depo. at can request a single "DMA-related" function.

Case3:08-cv-00882-JW Document344 Filed01/06/12 Page26 of 37

1	During prosecution of the '749 patent, the examiner described a push down stack as follows:		
2	"Note that a stack is such that inputted items propagate from one end of the stack to another via the		
2	Note that a stack is such that inputted items propagate from one end of the stack to another via the		
3	stages in the stack." '749, Office Action 12/31/92 at 3 (Chen Decl., Ex. 14). "Statements about a		
4	claim term made by an examiner during prosecuti	on of an application may be evidence of how one	
5	of skill in the art understood the term at the time t	he application was filed." <i>Salazar</i> , 414 F.3d at	
6	1347. Plaintiffs' proposed construction accordingly incorporates the examiner's concept that the		
7	inputted items "propagate" from the top of the sta	ck towards the bottom, which accurately	
8	describes how a "push down stack" in the '749 pa	tent operates.	
9	Construction of "(first) push down stack of	connected to said arithmetic logic unit"	
10	The '749 patent recites a "first push down stack connected to said arithmetic logic unit."		
11	The parties' proposed constructions are set forth b	pelow:	
12	Plaintiffs' Construction	TPL's Construction	
13 14	register and a next item register, both directly coupled to the ALU such that source and destination addresses are not used	signals to a digital circuit that performs both arithmetic and logical operations	
15	Plaintiffs have separately addressed the me	aning of "push down stack" in the preceding	
16	section of this brief, and the parties have stipulated that an "arithmetic logic unit" ("ALU") is a		
17	digital circuit that performs both arithmetic and lo	gical operations. The remaining disputes with	
18	respect to this term relate to the structure of the fit	rst push down stack and the manner in which it is	
19	connected to the ALU. The specification and file	history make clear that the "first push down	
20	stack" includes a top item and next item register directly coupled to the ALU such that source and		
21	destination addresses are not used.		
22	The "first push down stack" is depicted in	80 82 76	
23	Figure 2 of the '749 patent, which shows how the		
24	first push down stack (74) is structurally connected	d NEXT ITEM 78	
25	to the ALU. TPL acknowledges in its opening br	ief	
26	that "Figure 2 discloses a push down stack (74)	Figure 2 74	
27	connected to separate top and next item registers (76 and 78)." Opening Br. at 21:13-14; id. at		
	connected to separate top and next item registers	(76 and 78)." Opening Br. at 21:13-14; <i>id.</i> at	
28	connected to separate top and next item registers	(76 and 78)." Opening Br. at 21:13-14; <i>id</i> . at	

Case3:08-cv-00882-JW Document344 Filed01/06/12 Page27 of 37

21:2-3 ("Figure 2 illustrates dedicated registers that provide inputs to the ALU."). The

1

2 specification explains: "The microprocessor **50** architecture has the ALU **80** (FIG. 2) <u>directly</u>

3 <u>coupled</u> to the <u>top two stack locations</u> 76 and 78." '749, 19:6-8 (emphasis added). This direct
4 coupling is not merely a design choice of the disclosed embodiment, but an essential aspect of the
5 claimed invention.

The '749 patent explains that prior art microprocessors rely on instructions that have to 6 7 specify (a) the logical or arithmetic operation to be performed by the ALU *and* (b) the locations 8 (i.e., addresses) of the two "sources" of the data to be used and one "destination" where the result 9 of the operation will be held. See '749, 26:68-27:3. To take a simplified example, suppose an 10 instruction specifies a computation in which a first number (X) is added to a second number (Y) to vield a third number (Z) (i.e., X+Y=Z). Such an instruction might require: (a) 8 bits to specify the 11 12 "add" arithmetic operation to be performed, (b) 8 bits to specify the address of the first number (X), 13 (c) 8 bits to specify the address of the second number (Y) and (d) 8 bits to specify the address 14 where the computed value (Z) will be stored. '749, 26:68-27:3 ("Many 32-bit architectures use 8-15 bits to specify the operation to perform but use an additional 24-bits to specify two sources and a 16 destination [because each requires 8-bits for addressing].").

17 The need to specify the source and destination addresses (b, c, and d above) is eliminated by 18 the fact that the ALU is "directly coupled" to the top and next item registers (76) and (78). In 19 particular, the top item and next item registers (76) and (78) hold the two sources for the operation. 20 After the arithmetic or logic operation is completed, the top item register (76) serves as the 21 destination holding the result of the operation. '749, 15:30-32 ("A math or logic operation always 22 uses the top two stack items as source and the top of stack as destination."). Because the top item 23 and next item registers are "directly coupled" to the ALU, the ALU can exchange data with them 24 without the need for explicit addresses. '749, 7:19-22 ("The push down stack allows the use of 25 implied addresses, rather than the prior art technique of explicit addresses for two sources and a destination."). Using the push down stack of the '749 patent, therefore, saves 24 bits. 26

The advantages of using an 8-bit instruction instead of a 32-bit instruction by eliminating the
24-bits used to specify the two sources and one destination were repeatedly emphasized throughout

1

the specification:

2 "For math and logic operations, the microprocessor 50 exploits the inherent advantage of 3 a stack by designating the source operand(s) as the top stack item and the next stack item. 4 The math or logic operation is performed, the operands are popped from the stack, and the result is 5 pushed back on the stack. The result is a very efficient utilization of instruction bits as well as 6 registers." '749, 26:4-11 (emphasis added). 7 "Most microprocessors use on-chip registers for temporary storage of variables ... A few 8 microprocessors use an on-chip push down stack for temporary storage. A stack has the advantage 9 of faster operation compared to on-chip registers by avoiding the necessity to select source 10 and destination registers." '749, 15:24-30 (emphasis added). 11 "The availability of 8-bit instructions also allows another architectural innovation, the 12 fetching of four instructions in a single 32-bit memory cycle." '749, 26:16-18. 13 By touting the use of implicit addressing and criticizing the prior art's use of explicit addressing, the patent owner told the public that **<u>not</u>** using explicit addressing for the top and next 14 15 item locations of the first push down stack was essential to the invention. See Edwards 16 Lifesciences LLC, 582 F.3d at 1334 (when the patent owner "describes a feature of the 17 invention . . . and criticizes other products . . . that lack that same feature," a clear disavowal of 18 those other products results); see also Microsoft Corp., 357 F.3d at 1347 (construing "connected 19 to" as requiring direct connection based on description of invention in specification); Inpro II 20 Licensing, S.A.R.L. v. T-Mobile USA, Inc., 450 F.3d 1350, 1354-56 (Fed. Cir. 2006) (construing 21 claim to require a "direct connection" between components based on statements in specification 22 touting performance advantages of such a direct connection). 23 This point was reiterated during prosecution where the patent owner told the PTO that the 24 connection between the ALU and the top and next item locations of the first push down stack are "in addition to the conventional construction of the first push down stack" '749 File History, 25 7/6/93 Amendment at 9 (Chen Decl., Ex. 15). The importance of the recited "additional" 26

connections was clear: "The [first push down] stack 74 in fact allows arithmetic operations to be
carried out on operands supplied from it to the ALU and receives ALU results as a result of the

Case3:08-cv-00882-JW Document344 Filed01/06/12 Page29 of 37

1	recited connections." Id. (emphasis added).	
2	TPL's assertion that Plaintiffs' proposed construction improperly imports limitations from	
3	the specification also ignores the use of narrow "means-plus-function" language in the claim itself	
4	defining the "first push down stack." Claim 1 recites, in relevant part:	
5	first push down stack connected to said arithmetic logic unit,	
6	said first push down stack including	
7	means for storing a top item connected to a first input of said arithmetic logic unit to provide the top item to the first input and	
8	means for storing a next item connected to a second input of said arithmetic logic unit to provide the next item to the second input, ,	
9	said arithmetic logic unit having an output connected to said means for storing a	
10	top nem; []	
11	As shown above, the claim language expressly <i>defines</i> the "first push down stack" as including the	
12	"means for storing a top item" and the "means for storing a next item," and specifies the precise	
13	connections between them and the ALU. All parties agree that these top item and next item	
14	elements are written in means-plus-function format under 35 U.S.C. § 112 ¶ 6. Joint Claim	
15	Construction Statement, Ex. B at 3 (Doc. No. 305-2 in Acer action). Federal Circuit law is clear	
16	that a court <i>must</i> look to the specification to identify the corresponding structure for a means-plus-	
17	function element. See Cardiac Pacemakers, Inc. v. St. Jude Med., Inc., 296 F.3d 1106, 1113 (Fed.	
18	Cir. 2002). Critically, "[a] structure disclosed in the specification qualifies as 'corresponding'	
19	structure only if the specification or prosecution history clearly links or associates that structure to	
20	the function recited in the claim." Default Proof Credit Card Sys., Inc. v. Home Depot U.S.A., Inc.,	
21	412 F.3d 1291, 1298 (Fed. Cir. 2005). The top item and next item registers that are directly	
22	coupled to the ALU in Figure 2 precisely match the function recited in the claim language. The use	:
23	of means-plus-function claim language defining the "first push down stack" and its connection to	
24	the ALU reinforces the critical importance of the specification in construing this term.	
25	TPL ignores the disclosures in the specification and the claim language discussed above.	
26	TPL instead points to unrelated details in the specification that have nothing to do with the first	
27	push down stack or how it is connected to the ALU. TPL first contends that Figure 13 shows an	
28	alternative embodiment that does not disclose the dedicated registers of Figure 2. But TPL ignores	
		1

Case3:08-cv-00882-JW Document344 Filed01/06/12 Page30 of 37



17 Instead, the stack pointer is used only to manage

18 inter-stack operations of the "triple cache stack architecture" illustrated in Figure 21. '336, 18:2319 27.

20 The primary flaw in TPL's arguments regarding Figure 13 and 21 is that it ignores the 21 specific term at issue here, the "first push down stack connected to said arithmetic logic unit." 22 The portions of the figures cited by TPL relate to other stacks in the specification that are not the 23 first push down stack. One such example is the "second push down stack" that is separately recited 24 in claim 10. But the claim language itself confirms that the "**first** push down stack" is the one 25 depicted in Figures 2 and 13 as item 74, because it is the only push down stack in the specification that is "connected to said arithmetic logic unit" and has a "top item" register and a "next item" 26 27 register connected to inputs of the ALU, as expressly recited in the claim language. TPL's attempt 28 to point to details of other stacks that are not the "first push down stack" is unavailing.

4

5

6

7

8

9

10

16

17

18

22

23

1

iii. Construction of "supply the multiple sequential instructions to said central processing unit integrated circuit during a single memory cycle"

The microprocessor described in the '749 patent operates by fetching "instructions" (which specify CPU operations) from memory into an instruction register, which supplies them to the CPU for execution. The '749 patent explains, however, that "[t]he slowest procedure the microprocessor **50** performs is to access memory. Memory is accessed when data is read or written. Memory is also read when instructions are fetched." '749, 22:14-17. "The bottleneck in most computer systems is the memory bus. The bus is used to fetch instructions and fetch and store data." '749, 5:54-56. The '749 patent purports to address this issue by fetching multiple instructions from memory and then supplying them to the CPU during "a single memory cycle."

According to the '749 patent, because the CPU can execute instructions much faster than they can be fetched from memory, multiple instructions can be executed during a single memory cycle. The alleged invention allows fetching and execution of instructions to be overlapped, resulting in performance improvements. *See* '749, 22:17-40. The specification repeatedly touts the advantages of this feature, including:

"The microprocessor **50** fetches 4 instructions per memory cycle . . . System speed is therefore 4 times the memory bus bandwidth. This ability enables the microprocessor to break the Von Neumann bottleneck of the speed of getting the next instruction." '749, 7:12-15.

"The bottleneck in most computer systems is the memory bus. The bus is used to fetch
instructions and fetch and store data. The ability to fetch four instructions in a single memory bus
cycle significantly increases the bus availability to handle data." '749, 5:54-58.

"The microprocessor **50** fetches up to four instructions in a single memory cycle and can perform much useful work before requiring another memory access." '749, 18:10-12.

Claim 1 captures this requirement by reciting the following limitation (boldface type
 showing the disputed term): "said means for fetching instructions being configured and connected
 to fetch multiple sequential instructions from said memory in parallel and supply the multiple
 sequential instructions to said central processing unit during a single memory cycle." '749,
 claim 1. The parties have proposed the following constructions:

1	Plaintiffs' Construction	TPL's Construction	
2	provide the multiple sequential instructions in parallel (as	provide the multiple sequential	
3	integrated circuit during a single memory cycle without using	central processing unit	
3	a prefetch buffer or a one-instruction-wide instruction	integrated circuit during a single	
4	buffer, that supplies one instruction at a time	memory cycle	
5	The additional language in Plaintiffs' proposed construction comes directly from TPL's		
6	express disclaimer made during reexamination of the '749 patent. In particular, in attempting to		
7	distinguish U.S. Patent No. 4,680,698 to Edwards ("Edwards"), TPL argued:		
8	Edwards describes the way the Transputer decodes and executes instructions. As described in Edwards see, $\alpha \in Fig. S$ below instructions are supplied to a one		
9	instruction-wide instruction buffer, one at a time, and	are there decoded. Fetching	
10 11	not sufficient to meet the claim limitation – the supp instructions to a CPU during a single memory cycle.'	blying of 'multiple sequential	
12	Amondment $1/10/10$ at 26 of 58 (Chan Deal Ex. 16) (ample	nosis added) ⁸ TDI further mode a	
13	Amendment, 1/19/10 at 26 of 58 (Chen Decl., Ex. 16) (emphasis added). TPL further made a		
13	similar disavowal in attempting to distinguish an article entitled <i>The Motorola MC68020</i> by Doug		
14	MacGregor et al. ("MacGregor"):		
15 16	However, [MacGregor] does not disclose fetching "multiple sequential instructions from said memory in parallel and supply the multiple sequential instructions to said central		
17	that it fetches two instructions from memory at a time, but t	he instructions are supplied to	
18	the CPU one at a time. Such non-parallel supplying of instructions to the CPU is not supplying them to the CPU during a single memory cycle as required by the claim.		
19	Id. at 45 (emphasis added). Then, following an interview with the	he Examiner, TPL filed a written	
20	response summarizing the substance of the interview and further	disclaimed systems that supply	
21	instructions to the CPU one at a time:		
22	Next the MacGregor reference was discussed [during the inter-	erview]. Mr. Henneman [TPL's	
23	counsel] explained that although two instructions might be fetched at the same time, only one instruction is supplied to the CPU at a time. The second instruction is stored in		
24	a temporary register. Because MacGregor only discloses pr one-at-a-time, Examiner Pokrzwya indicated that he would r	oviding instructions to the CPU econsider this rejection.	
25	11/29/2010 Interview Summary at 19-20 of 35 (Chen Decl., Ex.	18) (emphasis added).	
26	- ````````````````````````````````````	· <u>-</u> ·	
27	⁸ Citing no evidentiary support, TPL asserts that "the instruction	ons [in Edwards] were not supplied	
28	to the instruction register until a second memory cycle." Opening Br. at 14. Nothing in Edward supports TPL's assertion. <i>See</i> Chen Decl., Ex. 17.		

Case3:08-cv-00882-JW Document344 Filed01/06/12 Page33 of 37

1	Emphasizing how important this feature is, TPL made this point yet again:		
2	As discussed in the interview and elaborated on above rejections, the "during a single memory cycle" limitat	with respect to the May/Edwards tion is not satisfied by supplying	
3 4	only one instruction to a CPU at a time. Rather, the must be supplied "during a single memory cycle."	"multiple sequential instructions"	
5	11/29/2010 Remarks at 13 of 35 (Chen Decl. 18) (emphasis added).		
6	As such, this term must be construed consistently with the multiple clear and unmistakable		
7	disavowals and disclaimers that TPL made to the PTO. See Rheox, 276 F.3d at 1325. This phrase		
8	should be construed as providing the multiple sequential instructions "in parallel (as opposed to		
9	one-by-one) to said central processing unit integrated circuit during a single memory cycle without		
10	using a prefetch buffer or a one-instruction-wide buffer, that supplies one instruction at a time."		
11	Doc. No. 243 in <i>HTC</i> action, at 25:11-14.		
12	iv. Construction of "instruction register"		
13	Computer instructions generally include two components, known as "opcodes" and		
14	"operands." An "opcode" is generally used to specify a specific logical or arithmetic operation to		
15	perform, while "operands" specify the data that will be subject to the operation. In a theoretical		
16	instruction in which two numbers are added together, <i>i.e.</i> , A+B, the opcode is "+" and the two		
17	operands identify A and B. This theoretical instruction could then be provided to an "instruction		
18	register," which supplies the instruction to circuits that interpret and execute the instruction (in this		
19	case, by adding the two numbers). The dispute here turns on how the operands in the "instruction		
20	register" are arranged. The parties' proposed constructions are set forth below:		
21	Plaintiffs' Construction	TPL's Construction	
21	register that receives and holds one or more instructions for supplying to circuits that interpret the instructions, in which	register that receives and holds one or more instructions for supplying to	
23	any operands that are present must be right-justified in the register	circuits that interpret the instruction	
24	Plaintiffs' proposed construction of "instruction register" should be adopted because it alone		
25	comports with the undisputed intrinsic evidence. The '749 patent describes a specialized		
26	instruction register that, according to the specification, provides significant advantages over prior		
27	art systems. The specification explains that, unlike prior art microprocessors, the processor in the		
28			
		DI AINTIEES' CONSOLIDATED DESDONGRAF	

Case3:08-cv-00882-JW Document344 Filed01/06/12 Page34 of 37

1 '749 patent can handle operands of variable sizes using the same opcode. '749, 18:35-37. The 2 specification describes this accomplishment as "magic," and explains that: "This magic is possible 3 because **operands must be right justified in the instruction register**. This means that the least 4 significant bit of the operand is always located in the least significant [i.e., right-most] bit of the 5 instruction register." '749, 18:43-47 (emphasis added). The specification makes clear, therefore, 6 that right justified operands in the instruction register are not an optional design choice of one embodiment, but a required feature - something that "must" be present in order to accomplish the 7 8 "magic" of the alleged invention.

9 TPL further emphasized this "magic" during the original prosecution of the '749 patent in 10 an attempt to distinguish U.S. Patent No. 5,127,091 to Boufarah. In a summary of an in-person 11 interview with the examiner on October 25, 1994, the examiner noted with respect to claim 1: 12 "operand width is **variable** and **right adjusted**." 10/25/1994 Interview Summary at 1 (Chen 13 Decl., Ex. 19) (emphasis added).) The interview summary, which was never disputed, is 14 consistent with the specification's description of the alleged invention.

15 Judge Ward and the Federal Circuit have also addressed this issue in connection with the prior Texas litigation that involved U.S. Patent No. 5,784,584 ("584 patent"), a division of the 16 17 '749 patent. The key issue involving the '584 patent was whether any "operands" in the 18 "instruction register" must be "right justified." The claim language of the '584 patent did not 19 expressly recite that instruction operands had to be right justified, so TPL argued -- as it does 20 here – that "right justified operands are a feature of the preferred embodiment." Ward Order at 22 21 (Chen Decl., Ex. 2). Judge Ward rejected TPL's argument and noted that "[t]he specification and 22 prosecution history refer to the fact that operands in the instruction register must be right justified." *Id.* at 23.⁹ Because it was clear that the accused processors in that case did not have right justified 23

⁹ Judge Ward also construed the term "operand" as "an input to a single operation specified by an instruction that is encoded as part of the instruction where the size of the input can vary." *Id.* at 24. Judge Ward also noted that TPL "appear[ed] to agree" that the size of the operand in the specification was variable. *Id.* TPL's previous claim construction briefing in this case, however, argued that the specification discloses "fixed length" operands that need not be right justified, but TPL appears to have abandoned that position – and for good reason. This issue was specifically litigated in the Federal Circuit appeal that TPL lost. *See* ARM Appeal Brief at 23-24 (Chen Decl., Ex. 20) ("**The Specification Confirms The Right Justified Operands Are the Only**

1 operands, TPL stipulated to a judgment of non-infringement and appealed to the Federal Circuit. 2 See TPL Appeal Brief at 23 (Chen Decl., Ex. 21). The Federal Circuit rejected TPL's arguments 3 and summarily affirmed Judge Ward's decision. See Fed. Cir. Ruling (Chen Decl., Ex. 22). 4 Following the Federal Circuit's ruling, TPL granted a covenant-not-to-sue to the Plaintiffs herein 5 and the '584 patent was dismissed from this litigation. The issue of whether the operands in the 6 instruction register must be right justified has been correctly settled, and those rulings should not 7 be disturbed. v. Construction of "multiple sequential instructions" 8 9 As explained above, the specification and file history of the '749 patent, as well as rulings 10 from Judge Ward and the Federal Circuit, confirm that the instruction operands must be right 11 justified in the instruction register. This same requirement should also apply to the term "multiple sequential instructions" from the '749 patent: 12 **Plaintiffs' Construction TPL's Construction** 13 Two or more instructions in sequence, in which any operands that Two or more instructions are present must be right-justified in the instruction register in a program sequence 14 15 Judge Ward's prior construction of the '584 patent construed a closely-related phrase, 16 "instruction groups," as "sets of from 1 to a maximum number of sequential instructions, each set 17 being provided to the **instruction register** as a unit and having a boundary, and in which **any** 18 operand that is present must be right justified." Ward Order at 22-23 (Chen Decl., Ex. 2) 19 (emphasis added). An "instruction group" is synonymous with "multiple sequential instructions," 20 as recognized by Judge Ward's construction. For all of the reasons explained above, the 21 requirement that operands be right justified in the instruction register should be incorporated into 22 the construction of this term. 23 III. **CONCLUSION** 24 For the foregoing reasons, Plaintiffs' constructions should be adopted in their entirety. 25 26

Embodiment Described.") (boldface and underlining in original). TPL cannot cite a single instance of any operand in the specification that is not right justified.

	Ca	se3:08-cv-00882-JW	Document344	Filed01/06/12	Page36 of 37
1	Dated:	January 6, 2012		K&L GATES LL	Р
2					
3				By: <u>/s/ Timothy</u> Timothy P. Walke	<u>Walker</u>
4				Timothy.walker@	Pklgates.com
4				Howard Chen, Es	q.
5				Harold H. Davis,	gates.com Jr., Esq.
6				Harold.davis@klg	gates.com
7				Jas Dhillon, Esq.	a com
,				Jeffrey M. Ratino	ff
8				Jeffrey.ratinoff@l	klgates.com
9				K&L Gates LLP	Contor Suito 1200
10				San Francisco, CA	A 94111
11				Phone: (415) 882	-8200
11				Fax: (415) 882-8	220
12				Attorneys for Ace and Gateway, Inc	r, Inc., Acer America Corp.
13					
14	Dated:	January 6, 2012		COOLEY LLP	
15				By: /s/ Kyle D.	Chen
16				Kyle D. Chen, Es	q.
17				Heidi L. Keefe, E	sq.
18				hkeefe@cooley.co	om n Fea
10				mweinstein@cool	ley.com
19				Cooley LLP	Deal
20				Five Palo Alto Sq	uare, 4th Floor
21				Palo Alto, Califor Phone: (650) 843	nia 94306 - 5000
				Fax: (650) 857-0	663
22 23				Attorneys for HT	C Corporation and HTC
				- inter way 11tt.	
24					
25					
26					
27					
20					
20					

	Case3:08-cv-00882-JW Document344	Filed01/06/12 Page37 of 37	
1	Dated: January 6, 2012	BAKER & MCKENZIE	
2		By: /s/ Edward Runyan	
3		Edward Runyan, Esq. Edward.Runyan@bakernet.com	
4		Baker & McKenzie	
5		Chicago, IL 60601	
6		Phone: (312) 861-8811 Fax: (312) 698-2341	
7		Attorneys for Barco, N.V.	
8			
9	ΔΤΤΕΥΓΔΤΙΟΝ ΡΕΒ	CENERAL ORDER 45	
10	ATTESTATION PER GENERAL ORDER 45		
11	I, Kyle D. Chen, am the ECF User whose ID and password are being used to file Plaintiffs		
12	berehu attaet that the assured listed about hous consumed with this filing		
13	nereby attest that the counsel listed above have concurred with this filing.		
14	Dated: January 6, 2012	By: <u>/s/ Kyle D. Chen</u>	
15		Kyle D. Chen	
16			
17	998487		
18			
19			
20			
21 22			
22			
23 24			
24 25			
25 26			
20			
27			
20	Case Nos. 5:08-cv-00877, 5:08-cv-00882, 5:08-cv-05398	32- PLAINTIFFS' CONSOLIDATED RESPONSIVE CLAIM CONSTRUCTION BRIEF	